Failure analysis of high-density CMOS SRAMs: using realistic defect modeling and I/sub DDQ/ testing
暂无分享,去创建一个
[1] John Paul Shen,et al. Systematic Characterization of Physical Defects for Fault Analysis of MOS IC Cells , 1984, ITC.
[2] Wojciech Maly,et al. Process monitoring oriented IC testing , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.
[3] D. M. H. Walker,et al. VLASIC: A Catastrophic Fault Yield Simulator for Integrated Circuits , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[4] Kozo Kinoshita,et al. Design of a BIST RAM with row/column pattern sensitive fault detection capability , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.
[5] Al Tejeda,et al. A testing methodology for new-generation specialty memory devices , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.
[6] C. D. Hartgring,et al. A 40-ns/100-pF low power full-CMOS 256 K (32 K/spl times/8) SRAM , 1987 .
[7] Oskar Kowarik,et al. Design for test of Mbit DRAMs , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.
[8] John Paul Shen,et al. Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.
[9] Frans P. M. Beenker,et al. Fault modeling and test algorithm development for static random access memories , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.