Improved Area-Efficient Weighted Modulo $2^{n} + 1$ Adder Design With Simple Correction Schemes

In this brief, we proposed improved area-efficient weighted modulo 2n + 1 adders. This is achieved by modifying existing diminished-1 modulo 2n + 1 adders to incorporate simple correction schemes. Our proposed adders can produce modulo sums within the range {0, 2n}, which is more than the range {0, 2n - 1} produced by existing diminished-1 modulo 2n + 1 adders. We have implemented the proposed adders using 0.13-¿m CMOS technology, and the area required for our adders is lesser than previously reported weighted modulo 2n + 1 adders with the same delay constraints.

[1]  Chip-Hong Chang,et al.  An efficient reverse converter for the 4-moduli set {2/sup n/ - 1, 2/sup n/, 2/sup n/ + 1, 2/sup 2n/ + 1} based on the new Chinese remainder theorem , 2003 .

[2]  H. T. Kung,et al.  A Regular Layout for Parallel Adders , 1982, IEEE Transactions on Computers.

[3]  Haridimos T. Vergos,et al.  Diminished-One Modulo 2n+1 Adder Design , 2002, IEEE Trans. Computers.

[4]  Gian Carlo Cardarilli,et al.  Tradeoffs between residue number system and traditional FIR filters , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[5]  Reto Zimmermann,et al.  Efficient VLSI implementation of modulo (2/sup n//spl plusmn/1) addition and multiplication , 1999, Proceedings 14th IEEE Symposium on Computer Arithmetic (Cat. No.99CB36336).

[6]  Ronald L. Graham,et al.  On the construction of zero-deficiency parallel prefix circuits with minimum depth , 2006, TODE.

[7]  Chip-Hong Chang,et al.  An Efficient Reverse Converter for the 4-Moduli Set 2 n 1 , 2 n , 2 n + 1 , 22 n + 1 Based on the New Chinese Remainder Theorem , 2001 .

[8]  A. S. Madhukumar,et al.  Enhanced architecture for residue number system-based CDMA for high-rate data transmission , 2004, IEEE Transactions on Wireless Communications.

[9]  L. Leibowitz.  A simplified binary arithmetic for the Fermat number transform , 1976 .

[10]  Antonio García,et al.  U. Meyer-Baese, A. Lloris: Fast RNS FPL-based Communications Receiver Design and Implementation , 2002, FPL.

[11]  Michael A. Soderstrand,et al.  Residue number system arithmetic: modern applications in digital signal processing , 1986 .

[12]  Haridimos T. Vergos,et al.  Modulo 2n±1 Adder Design Using Select-Prefix Blocks , 2003, IEEE Trans. Computers.

[13]  Atsushi Shimbo,et al.  Implementation of RSA Algorithm Based on RNS Montgomery Multiplication , 2001, CHES.

[14]  Jack Sklansky,et al.  Conditional-Sum Addition Logic , 1960, IRE Trans. Electron. Comput..

[15]  Haridimos T. Vergos,et al.  A Unifying Approach for Weighted and Diminished-1 Modulo $2^n+1$ Addition , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  Gian Carlo Cardarilli,et al.  Low-power adaptive filter based on RNS components , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[17]  Gian Carlo Cardarilli,et al.  Reducing power dissipation in FIR filters using the residue number system , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[18]  Ming-Hwa Sheu,et al.  VLSI Design of Diminished-One Modulo $2^{n}+1$ Adder Using Circular Carry Selection , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[19]  Ming-Yu Tsai,et al.  Corrections to "VLSI Design of Diminished-One Modulo 2n + 1 Adder Using Circular Carry Selection" [Sep 08 897-901] , 2009, IEEE Trans. Circuits Syst. II Express Briefs.

[20]  Sergio Lopez-Buedo,et al.  RNS-enabled digital signal processor design , 2002 .

[21]  Lie-Liang Yang,et al.  A residue number system based parallel communication scheme using orthogonal signaling .I. System outline , 2002, IEEE Trans. Veh. Technol..

[22]  Haridimos T. Vergos,et al.  On the Use of Diminished-1 Adders for Weighted Modulo 2n + 1 Arithmetic Components , 2008, 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools.

[23]  Kah-Howe Tan,et al.  FPGA hardware implementation of an RNS FIR digital filter , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).