Bias PUF based Secure Scan Chain Design

Scan chains increase the testability but decrease the security. Attackers may use scan chains to steal key data. To prevent attackers from controlling and observing the data of scan cells, this paper proposes a novel Bias Physical Unclonable Function (PUF) based secure scan chain design. The Bias PUF, which is driven by low speed clock and produces response bit 1 in rare challenges, is proposed. For attackers, without right challenges, data cannot be shifted in or shifted out from scan chain. Moreover, to reduce the negative effect on test time, multiplexers are designed to control the data flow along the scan chain. Experimental results and analysis show that, the proposed scan chain design can resist existing attacks without sacrificing the testability. In comparison with previous works, the hardware overhead is less and the test time is shorter.

[1]  Gang Qu,et al.  HCIC: Hardware-Assisted Control-Flow Integrity Checking , 2018, IEEE Internet of Things Journal.

[2]  Ramesh Karri,et al.  New Scan-Based Attack Using Only the Test Mode and an Input Corruption Countermeasure , 2013, VLSI-SoC.

[3]  Yu Hu,et al.  VPUF: Voter based physical unclonable function with high reliability and modeling attack resistance , 2017, 2017 IEEE 23rd International Symposium on On-Line Testing and Robust System Design (IOLTS).

[4]  Mark Mohammad Tehranipoor,et al.  Dynamically obfuscated scan for protecting IPs against scan-based attacks throughout supply chain , 2017, 2017 IEEE 35th VLSI Test Symposium (VTS).

[5]  Keshab K. Parhi,et al.  Secure and reliable XOR arbiter PUF design: An experimental study based on 1 trillion challenge response pair measurements , 2017, 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC).

[6]  Jorge Guajardo,et al.  FPGA Intrinsic PUFs and Their Use for IP Protection , 2007, CHES.

[7]  Debdeep Mukhopadhyay,et al.  Secured Flipped Scan-Chain Model for Crypto-Architecture , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  asao,et al.  Scan-based Attack against DES and Triple DES Cryptosystems Using Scan Signatures , 2013 .

[9]  Gang Qu,et al.  How to Secure Scan Design Against Scan-Based Side-Channel Attacks? , 2017, 2017 IEEE 26th Asian Test Symposium (ATS).

[10]  Masahiro Fujita,et al.  On Securing Scan Design Through Test Vector Encryption , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).

[11]  Ramesh Karri,et al.  Test-mode-only scan attack using the boundary scan chain , 2014, 2014 19th IEEE European Test Symposium (ETS).

[12]  Gang Qu,et al.  Why current secure scan designs fail and how to fix them? , 2017, Integr..

[13]  Joo Guan Ooi,et al.  A Proof of concept on defending cold boot attack , 2009, 2009 1st Asia Symposium on Quality Electronic Design.

[14]  G. Edward Suh,et al.  Extracting secret keys from integrated circuits , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Bruno Rouzeyre,et al.  Test control for secure scan designs , 2005, European Test Symposium (ETS'05).

[16]  Youhua Shi,et al.  Scan-based side-channel attack against symmetric key ciphers using scan signatures , 2015, 2015 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC).

[17]  Felix C. Freiling,et al.  Lest we forget: Cold-boot attacks on scrambled DDR3 memory , 2016, Digit. Investig..

[18]  Ingrid Verbauwhede,et al.  POSTER: PUF-based Secure Test Wrapper for Cryptographic SoC , 2012 .

[19]  Gang Qu,et al.  A low-overhead PUF based on parallel scan design , 2018, 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC).

[20]  Bruno Rouzeyre,et al.  Preventing Scan Attacks on Secure Circuits Through Scan Chain Encryption , 2019, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[21]  Subhadeep Banik,et al.  Improved Scan-Chain Based Attacks and Related Countermeasures , 2013, INDOCRYPT.

[22]  Youhua Shi,et al.  Dynamically changeable secure scan architecture against scan-based side channel attack , 2012, 2012 International SoC Design Conference (ISOCC).