A pipelined, high-precision FFT architecture
暂无分享,去创建一个
Presents a highly integrated, high-precision fast Fourier transform (FFT) architecture. A 1.2- mu m CMOS implementation of this architecture has yielded a 32-b, 64K-point FFT that operates at a continuous four-million-samples-per second data rate. All FFT support functions, including coefficient generation and memory interfacing, are included on-chip. The heart of this architecture is a monolithic radix-4 FFT processor implemented as a full-custom VLSI circuit.<<ETX>>
[1] Mark Horowitz,et al. SPIM: a pipelined 64*64-bit iterative multiplier , 1989 .
[2] Peter F. Corbett,et al. Digit-serial processing techniques , 1990 .
[3] I. R. Mactaggart,et al. A single chip radix-2 FFT butterfly architecture using parallel data distributed arithmetic , 1984, IEEE Journal of Solid-State Circuits.