Floorplanning for 3-D VLSI design
暂无分享,去创建一个
[1] Kevin Skadron,et al. Compact thermal modeling for temperature-aware design , 2004, Proceedings. 41st Design Automation Conference, 2004..
[2] Evangeline F. Y. Young,et al. Twin binary sequences: a non-redundant representation for general non-slicing floorplan , 2002, ISPD '02.
[3] Yoji Kajitani,et al. An enhanced Q-sequence augmented with empty-room-insertion and parenthesis trees , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.
[4] Mansun Chan,et al. Development of a viable 3D integrated circuit technology , 2001, Science in China Series : Information Sciences.
[5] Kaustav Banerjee,et al. 3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration , 2001, Proc. IEEE.
[6] Jun Gu,et al. ECBL: an extended corner block list with solution space including optimum placement , 2001, ISPD '01.
[7] D. F. Wong,et al. FAST-SP: a fast algorithm for block placement based on sequence pair , 2001, Proceedings of the ASP-DAC 2001. Asia and South Pacific Design Automation Conference 2001 (Cat. No.01EX455).
[8] Yici Cai,et al. Corner block list: an effective and efficient topological representation of non-slicing floorplan , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).
[9] Takeshi Yoshimura,et al. An enhanced perturbing algorithm for floorplan design using the O-tree representation , 2000, ISPD '00.
[10] A. Fan,et al. Copper Wafer Bonding , 1999 .
[11] A. Sangiovanni-Vincentelli,et al. On thermal effects in deep sub-micron VLSI interconnects , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).
[12] Evangeline F. Y. Young,et al. Slicing floorplans with range constraint , 1999, ISPD '99.
[13] H. Murata,et al. Rectangle-packing-based module placement , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).
[14] Martin D. F. Wong,et al. A New Algorithm for Floorplan Design , 1986, 23rd ACM/IEEE Design Automation Conference.
[15] Yoji Kajitani,et al. The 3 D-Packing by Meta Data Structure and Packing Heuristics , 2000 .
[16] Sung-Mo Kang,et al. Interconnect thermal modeling for accurate simulation of circuittiming and reliability , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[17] Evangeline F. Y. Young,et al. Slicing floorplans with boundary constraints , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[18] Ralph H. J. M. Otten,et al. Automatic Floorplan Design , 1982, 19th Design Automation Conference.