Eh?Placer

The placement problem has become more complex and challenging due to a wide variety of complicated constraints imposed by modern process technologies. Some of the most challenging constraints and objectives were highlighted during the most recent ACM/IEEE International Symposium on Physical Design (ISPD) contests. In this article, the framework of Eh?Placer and its developed algorithms are elaborated, with the main focus on modern technology constraints and runtime. The technology constraints considered as part of Eh?Placer are fence region, target density, and detailed routability constraints. We present a complete description on how these constraints are considered in different stages of Eh?Placer. The results obtained from the contests indicate that Eh?Placer is able to efficiently handle modern technology constraints and ranks highly among top academic placement tools.

[1]  D. Chinnery,et al.  ISPD 2015 Benchmarks with Fence Regions and Routing Blockages for Detailed-Routing-Driven Placement , 2015, ISPD.

[2]  Minsik Cho,et al.  History-based VLSI legalization using network flow , 2010, Design Automation Conference.

[3]  David A. Patterson,et al.  Computer Architecture - A Quantitative Approach (4. ed.) , 2007 .

[4]  Jens Vygen,et al.  Legalizing a placement with minimum total movement , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Ulf Schlichtmann,et al.  Abacus: fast legalization of standard cell circuits with minimal movement , 2008, ISPD '08.

[6]  D K Smith,et al.  Numerical Optimization , 2001, J. Oper. Res. Soc..

[7]  Kwang-Ting Cheng,et al.  Electronic Design Automation: Synthesis, Verification, and Test , 2009 .

[8]  Yao-Wen Chang,et al.  NTUplace3: An Analytical Placer for Large-Scale Mixed-Size Designs With Preplaced Blocks and Density Constraints , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Yousef Saad,et al.  Iterative methods for sparse linear systems , 2003 .

[10]  Andrew B. Kahng,et al.  A faster implementation of APlace , 2006, ISPD '06.

[11]  Ulf Schlichtmann,et al.  Kraftwerk2—A Fast Force-Directed Quadratic Placement Approach Using an Accurate Net Model , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Mark de Berg,et al.  Computational geometry: algorithms and applications, 3rd Edition , 1997 .

[13]  Yih-Lang Li,et al.  NCTU-GR: Efficient Simulated Evolution-Based Rerouting and Congestion-Relaxed Layer Assignment on 3-D Global Routing , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Hai Zhou,et al.  Parallel CAD: Algorithm Design and Programming Special Section Call for Papers TODAES: ACM Transactions on Design Automation of Electronic Systems , 2010 .

[15]  Tao Lin,et al.  POLAR 2.0: An effective routability-driven placer , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[16]  Jason Cong,et al.  Optimizing routability in large-scale mixed-size placement , 2013, 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC).

[17]  Mark de Berg,et al.  Computational geometry: algorithms and applications , 1997 .

[18]  Joseph R. Shinnerl,et al.  mPL6: Enhanced Multilevel Mixed-Size Placement with Congestion Control , 2007, Modern Circuit Placement.

[19]  Jianli Chen,et al.  Nonsmooth Optimization Method for VLSI Global Placement , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  David A. Patterson,et al.  Computer Architecture, Fifth Edition: A Quantitative Approach , 2011 .

[21]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[22]  Gi-Joon Nam,et al.  ISPD 2006 Placement Contest: Benchmark Suite and Results , 2006, ISPD '06.

[23]  Tao Huang,et al.  Ripple 2.0: High quality routability-driven placement via global router integration , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[24]  Chris C. N. Chu,et al.  FastPlace 3.0: A Fast Multilevel Quadratic Placement Algorithm with Placement Congestion Control , 2007, 2007 Asia and South Pacific Design Automation Conference.

[25]  Igor L. Markov,et al.  ComPLx: A competitive primal-dual Lagrange optimization for global placement , 2012, DAC Design Automation Conference 2012.

[26]  Andrew B. Kahng,et al.  On legalization of row-based placements , 2004, GLSVLSI '04.

[27]  Hung-Ming Chen,et al.  Closing the Gap between Global and Detailed Placement: Techniques for Improving Routability , 2015, ISPD.

[28]  Yao-Wen Chang,et al.  Detailed-Routing-Driven analytical standard-cell placement , 2015, The 20th Asia and South Pacific Design Automation Conference.

[29]  Ismail Bustany,et al.  ISPD 2014 benchmarks with sub-45nm technology rules for detailed-routing-driven placement , 2014, ISPD '14.

[30]  Dongjin Lee,et al.  SimPL: An Effective Placement Algorithm , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[31]  Ismail Bustany,et al.  POLAR: A High Performance Mixed-Size Wirelengh-Driven Placer With Density Constraints , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[32]  Jin Hu,et al.  Taming the complexity of coordinated place and route , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[33]  Cheng-Kok Koh,et al.  Recursive bisection based mixed block placement , 2004, ISPD '04.

[34]  Evangeline F. Y. Young,et al.  Multivoltage Floorplan Design , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[35]  Cheng-Kok Koh,et al.  MIP-based detailed placer for mixed-size circuits , 2014, ISPD '14.

[36]  Chung-Kuan Cheng,et al.  ePlace: Electrostatics-Based Placement Using Fast Fourier Transform and Nesterov's Method , 2015, TODE.

[37]  Chris C. N. Chu,et al.  An efficient and effective detailed placement algorithm , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[38]  Jin Hu,et al.  A SimPLR method for routability-driven placement , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[39]  Igor L. Markov,et al.  MAPLE: multilevel adaptive placement for mixed-size designs , 2012, ISPD '12.

[40]  Natarajan Viswanathan,et al.  Placement: Hot or Not? , 2012, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).