A 95-MS/s 11-bit 1.36-mW asynchronous SAR ADC with embedded passive gain in 65nm CMOS

An 11b asynchronous successive approximation register analog to digital converter with embedded passive gain architecture is proposed and prototyped in 65nm CMOS. The proposed passive gain technique is integrated in the sampling capacitor network as part of the SAR conversion, and provides a signal gain of 2x prior to the comparator without consuming static current. It thus reduces the comparator noise impact as well as enhancing the overall ADC conversion speed and power efficiency. The ADC prototype demonstrates a peak SNDR of 63.1dB and SFDR of 75.2dB when sampling at 95MS/s. Both measured differential and integral nonlinearities of the prototype are less than 0.84 LSB. It occupies an active area of 0.073mm2 and dissipates 1.36mW from 1.1V supply.

[1]  Michael P. Flynn,et al.  A 90-MS/s 11-MHz-Bandwidth 62-dB SNDR Noise-Shaping SAR ADC , 2012, IEEE Journal of Solid-State Circuits.

[2]  David A. Johns,et al.  A 50MS/s 9.9mW pipelined ADC with 58dB SNDR in 0.18µm CMOS using capacitive charge-pumps , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  Michael P. Flynn,et al.  A SAR-Assisted Two-Stage Pipeline ADC , 2011, IEEE Journal of Solid-State Circuits.

[4]  Hae-Seung Lee,et al.  A 12b 50MS/s fully differential zero-crossing-based ADC without CMFB , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5]  R.W. Brodersen,et al.  A 6-bit 600-MS/s 5.3-mW Asynchronous ADC in 0.13-$\mu{\hbox{m}}$ CMOS , 2006, IEEE Journal of Solid-State Circuits.

[6]  F. Kuttner.  A 1.2V 10b 20MSample/s non-binary successive approximation ADC in 0.13/spl mu/m CMOS , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[7]  Takashi Morie,et al.  A 71dB-SNDR 50MS/s 4.2mW CMOS SAR ADC by SNR enhancement techniques utilizing noise , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[8]  Eitake Ibaragi,et al.  A 14b 80 MS/s SAR ADC With 73.6 dB SNDR in 65 nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[9]  Hae-Seung Lee,et al.  A zero-crossing based 12b 100MS/s pipelined ADC with decision boundary gap estimation calibration , 2010, 2010 Symposium on VLSI Circuits.