A Data-Compressive Wired-OR Readout for Massively Parallel Neural Recording

Neural interfaces of the future will be used to help restore lost sensory, motor, and other capabilities. However, realizing this futuristic promise requires a major leap forward in how electronic devices interface with the nervous system. Next generation neural interfaces must support parallel recording from tens of thousands of electrodes within the form factor and power budget of a fully implanted device, posing a number of significant engineering challenges. In this paper, we exploit sparsity and diversity of neural signals to achieve simultaneous data compression and channel multiplexing for neural recordings. The architecture uses wired-OR interactions within an array of single-slope A/D converters to obtain massively parallel digitization of neural action potentials. The achieved compression is lossy but effective at retaining the critical samples belonging to action potentials, enabling efficient spike sorting and cell type identification. Simulation results of the architecture using data obtained from primate retina ex-vivo with a 512-channel electrode array show average compression rates up to $\sim$40× while missing less than 5% of cells. In principle, the techniques presented here could be used to design interfaces to other parts of the nervous system.

[1]  Xinqiao Liu,et al.  A 10000 frames/s CMOS digital pixel sensor , 2001, IEEE J. Solid State Circuits.

[2]  Henry Chen,et al.  A 75µW, 16-channel neural spike-sorting processor with unsupervised clustering , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[3]  Cynthia A. Chestek,et al.  Enabling Low-Power, Multi-Modal Neural Interfaces Through a Common, Low-Bandwidth Feature Space , 2016, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[4]  Amir M. Sodagar,et al.  A Fully Integrated Mixed-Signal Neural Processor for Implantable Multichannel Cortical Recording , 2007, IEEE Transactions on Biomedical Engineering.

[5]  Lei Liu,et al.  A 0.5-V sub-μW/channel neural recording IC with delta-modulation-based spike detection , 2014, 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[6]  E. Chichilnisky,et al.  Functional Asymmetries in ON and OFF Ganglion Cells of Primate Retina , 2002, The Journal of Neuroscience.

[7]  Qiuting Huang,et al.  A 200 nV offset 6.5 nV//spl radic/Hz noise PSD 5.6 kHz chopper instrumentation amplifier in 1 /spl mu/m digital CMOS , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[8]  Lawrence Carin,et al.  Continuing progress of spike sorting in the era of big data , 2019, Current Opinion in Neurobiology.

[9]  Ippei Akita,et al.  A Time-Domain Analog Spatial Compressed Sensing Encoder for Multi-Channel Neural Recording , 2018, Sensors.

[10]  A.M. Litke,et al.  What does the eye tell the brain?: Development of a system for the large scale recording of retinal output activity , 2003, 2003 IEEE Nuclear Science Symposium. Conference Record (IEEE Cat. No.03CH37515).

[11]  M. Nicolelis,et al.  Brain-Machine Interfaces: From Basic Science to Neuroprostheses and Neurorehabilitation. , 2017, Physiological reviews.

[12]  Marc W Slutzky,et al.  Brain-Machine Interfaces: Powerful Tools for Clinical Treatment and Neuroscientific Investigations , 2019, The Neuroscientist : a review journal bringing neurobiology, neurology and psychiatry.

[13]  T. Watanabe,et al.  A 1/2.7-in 2.96 MPixel CMOS Image Sensor With Double CDS Architecture for Full High-Definition Camcorders , 2007, IEEE Journal of Solid-State Circuits.

[14]  Rodrigo Quian Quiroga,et al.  Past, present and future of spike sorting techniques , 2015, Brain Research Bulletin.

[15]  Maurits Ortmanns,et al.  A neural data lossless compression scheme based on spatial and temporal prediction , 2017, 2017 IEEE Biomedical Circuits and Systems Conference (BioCAS).

[16]  Yusuf Leblebici,et al.  A 16-channel, 359 μW, parallel neural recording system using Walsh-Hadamard coding , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[17]  E. Chichilnisky,et al.  Fidelity of the ensemble code for visual motion in primate retina. , 2005, Journal of neurophysiology.

[18]  Dong Han,et al.  A 0.45 V 100-Channel Neural-Recording IC With Sub-$\mu {\rm W}$/Channel Consumption in 0.18 $\mu{\rm m}$ CMOS , 2013, IEEE Transactions on Biomedical Circuits and Systems.

[19]  Wenfeng Zhao,et al.  Deep compressive autoencoder for action potential compression in large-scale neural recording , 2018, Journal of neural engineering.

[20]  Jonathon Shlens,et al.  The Structure of Multi-Neuron Firing Patterns in Primate Retina , 2006, The Journal of Neuroscience.

[21]  Jeremy F. Magland,et al.  A Fully Automated Approach to Spike Sorting , 2017, Neuron.

[22]  Kenneth L. Shepard,et al.  Statistically Reconstructed Multiplexing for Very Dense, High-Channel-Count Acquisition Systems , 2017, IEEE Transactions on Biomedical Circuits and Systems.

[23]  Jonas David Rieseler,et al.  A superposition-based analog data compression scheme for massively-parallel neural recordings , 2017, 2017 IEEE Biomedical Circuits and Systems Conference (BioCAS).

[24]  Yuanjin Zheng,et al.  A 0.45 V 100-Channel Neural-Recording IC With Sub-µW/Channel Consumption in 0.18 µm CMOS , 2013, IEEE Trans. Biomed. Circuits Syst..

[25]  Jan M. Rabaey,et al.  Physical principles for scalable neural recording , 2013, Front. Comput. Neurosci..

[26]  Jason Silver,et al.  Acquisition of Neural Action Potentials Using Rapid Multiplexing Directly at the Electrodes , 2018, Micromachines.

[27]  Volkan Cevher,et al.  Adaptive Learning-Based Compressive Sampling for Low-power Wireless Implants , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[28]  Gabor C. Temes,et al.  Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization , 1996, Proc. IEEE.

[29]  Vijay Viswam,et al.  In Vitro Multi-Functional Microelectrode Array Featuring 59 760 Electrodes, 2048 Electrophysiology Channels, Stimulation, Impedance Measurement, and Neurotransmitter Detection Channels , 2017, IEEE Journal of Solid-State Circuits.

[30]  Boris Murmann,et al.  A Data-Compressive Wired-OR Readout for Massively Parallel Neural Recording , 2019, 2019 IEEE International Symposium on Circuits and Systems (ISCAS).

[31]  R.R. Harrison,et al.  Wireless Neural Recording With Single Low-Power Integrated Circuit , 2009, IEEE Transactions on Neural Systems and Rehabilitation Engineering.