Validation of Retention Modeling as a Trap-Profiling Technique for SiN-Based Charge-Trapping Memories
暂无分享,去创建一个
R. Degraeve | L. Breuil | J. Van Houdt | G. Van den bosch | M. Jurczak | K. De Meyer | A. Arreghini | R. Degraeve | M. Jurczak | K. De Meyer | J. van Houdt | A. Arreghini | G. Van den bosch | M. Zahid | L. Breuil | A. Suhane | A. Suhane | M.B. Zahid
[1] Luca Selmi,et al. Long term charge retention dynamics of SONOS cells , 2008 .
[2] Chih-Yuan Lu,et al. Profiling of Nitride-Trap-Energy Distribution in SONOS Flash Memory by Using a Variable-Amplitude Low-Frequency Charge-Pumping Technique , 2007, IEEE Electron Device Letters.
[3] R. Degraeve,et al. Nitride Engineering for Improved Erase Performance and Retention of TANOS NAND Flash Memory , 2008, 2008 Joint Non-Volatile Semiconductor Memory Workshop and International Conference on Memory Technology and Design.
[4] Yu Wang,et al. An analytical retention model for SONOS nonvolatile memory devices in the excess electron state , 2005 .
[5] Yang Yang,et al. Charge retention of scaled SONOS nonvolatile memory devices at elevated temperatures , 2000 .
[6] J. Frenkel,et al. On Pre-Breakdown Phenomena in Insulators and Electronic Semi-Conductors , 1938 .
[7] Kinam Kim,et al. Future Outlook of NAND Flash Technology for 40nm Node and Beyond , 2006, 2006 21st IEEE Non-Volatile Semiconductor Memory Workshop.
[8] R. Degraeve,et al. Trap Spectroscopy by Charge Injection and Sensing (TSCIS): A quantitative electrical technique for studying defects in dielectric stacks , 2008, 2008 IEEE International Electron Devices Meeting.
[9] L. Selmi,et al. New charge pumping model for the analysis of the spatial trap distribution in the nitride layer of SONOS devices , 2005 .
[10] Kinam Kim,et al. Highly Manufacturable 32Gb Multi -- Level NAND Flash Memory with 0.0098 μm2 Cell Size using TANOS(Si - Oxide - Al2O3 - TaN) Cell Technology , 2006, 2006 International Electron Devices Meeting.