A 33 mW 12-bit 100 MHz sample-and-hold amplifier

A high-speed high-resolution sample-and-hold amplifier (SHA) is designed for time-interleaved analog-to-digital converter applications. Using the techniques of precharging and output capacitor coupling can mitigate the requirements for the opamp, resulting in low power dissipation. Implemented in a standard 0.25 /spl mu/m CMOS technology, the SHA achieves 73 dB SFDR for 2 Vpp input at 100 MHz sampling rate. The performance is not degraded for input frequency up to the Nyquist frequency. Power consumption is 33 mW from a single 2.5 V supply.

[1]  Shin-Il Lim,et al.  A 12 b 10 MHz 250 mW CMOS A/D converter , 1996 .

[2]  T. Hornak,et al.  A 1-GHz 6-bit ADC system , 1987 .

[3]  B. Wooley,et al.  A high-speed sample-and-hold technique using a Miller hold capacitance , 1991, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[4]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[5]  M. Vertregt,et al.  A 2.5-V 12-b 54-Msample/s 0.25-μm CMOS ADC in 1-mm2 with mixed-signal chopping and calibration , 2001, IEEE J. Solid State Circuits.

[6]  A. Boni,et al.  A 10-b 185-MS/s track-and-hold in 0.35-/spl mu/m CMOS , 2001 .

[7]  Wenhua Yang,et al.  A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input , 2001, IEEE J. Solid State Circuits.

[8]  Khayrollah Hadidi,et al.  An open-loop full CMOS 103 MHz -61 dB THD S/H circuit , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).