Device simulation for RF applications

The rapid growth of wireless systems at radio frequencies (RF) is driving the need for improved analog circuit and device analysis at gigaHertz frequencies. This includes: low noise front ends, linear amplifiers, mixers, and power amplifiers. Moreover, the parasitic effects of capacitance and inductance, both on- and off-chip, require careful extraction and characterization in support of predictive modeling. While time-domain techniques work well for digital systems, often the spectral and dynamic range requirements for communications systems necessitate accurate analysis of harmonic content with frequency differences of a thousandfold or more. This paper demonstrates the applicability and unique strengths of device-level harmonic balance (HB) in the simulation and physical modeling of RF circuits.

[1]  Zhiping Yu,et al.  Relaxation-based harmonic balance technique for semiconductor device simulation , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[2]  R. Dutton,et al.  Harmonic balance device analysis of an LDMOS RF power amplifier with parasitics and matching network , 1997, SISPAD '97. 1997 International Conference on Simulation of Semiconductor Processes and Devices. Technical Digest.

[3]  Robert W. Dutton,et al.  Large Signal Frequency Domain Device Analysis Via the Harmonic Balance Technique , 1995 .

[4]  R.W. Dutton,et al.  Distortion analysis of GaAs MESFETs based on physical model using PISCES-HB , 1996, International Electron Devices Meeting. Technical Digest.