Architecture design principles for the integration of synchronization interfaces into network-on-chip switches

This paper contributes to the maturity of the GALS NoC design practice by advocating for tight integration of GALS synchronization interfaces into NoC architecture building blocks. At the cost of re-engineering the input/output stages of NoC switches and network interfaces, this approach proves capable of materializing GALS NoCs with the same area and power of their synchronous counterparts, while reducing latency at the clock domain boundary. This design style is experimented in this paper with a mesochronous synchronizer and a dual-clock FIFO, which are tightly coupled with the switches of the xpipesLite NoC architecture.

[1]  T. Mohsenin,et al.  An asynchronous array of simple processors for dsp applications , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[2]  Luca Fanucci,et al.  Low-Complexity Link Microarchitecture for Mesochronous Communication in Networks-on-Chip , 2008, IEEE Transactions on Computers.

[3]  Luca Benini,et al.  Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture , 2009, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.

[4]  Peter Caputa,et al.  An on-chip delay- and skew-insensitive multicycle communication scheme , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[5]  Zhiyi Yu,et al.  High Performance, Energy Efficiency, and Scalability With GALS Chip Multiprocessors , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Federico Angiolini,et al.  /spl times/pipes Lite: a synthesis oriented design library for networks on chips , 2005, Design, Automation and Test in Europe.

[7]  Christer Svensson,et al.  Timing closure through a globally synchronous, timing partitioned design methodology , 2004, Proceedings. 41st Design Automation Conference, 2004..

[8]  Hafizur Rahaman,et al.  VLSI Design, 2007 , 2007 .

[9]  Steven M. Nowick,et al.  Robust interfaces for mixed-timing systems , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  William J. Dally,et al.  Digital systems engineering , 1998 .

[11]  Yehea I. Ismail,et al.  Variation-Tolerant and Low-Power Source-Synchronous Multicycle On-Chip Interconnect Scheme , 2007, VLSI Design.

[12]  Mark R. Greenstreet.  Implementing a STARI chip , 1995, Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors.

[13]  Donghyun Kim,et al.  Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[14]  Mark R. Greenstreet,et al.  A modular synchronizing FIFO for NoCs , 2009, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.

[15]  Ran Ginosar,et al.  Timing measurements of synchronization circuits , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..

[16]  Christer Svensson,et al.  Self-tested self-synchronization circuit for mesochronous clocking , 2001 .

[17]  Alain Greiner,et al.  Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[18]  Daniel Marcos Chapiro,et al.  Globally-asynchronous locally-synchronous systems , 1985 .

[19]  Atila Alvandpour,et al.  A new mesochronous clocking scheme for synchronization in SoC , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[20]  Christian Bernard,et al.  A Telecom Baseband Circuit based on an Asynchronous Network-on-Chip , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[21]  Daniel Wiklund.  Mesochronous clocking and communication in on-chip networks , .

[22]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[23]  H. Zhang,et al.  A 1-V heterogeneous reconfigurable DSP IC for wireless baseband digital signal processing , 2000, IEEE Journal of Solid-State Circuits.

[24]  Luca Benini,et al.  Fault Tolerance Overhead in Network-on-Chip Flow Control Schemes , 2005, 2005 18th Symposium on Integrated Circuits and Systems Design.

[25]  Luca Fanucci,et al.  Skew Insensitive Physical Links for Network on Chip , 2006, 2006 1st International Conference on Nano-Networks and Workshops.

[26]  Luca Benini,et al.  Developing Mesochronous Synchronizers to Enable 3D NoCs , 2008, 2008 Design, Automation and Test in Europe.

[27]  Seokjin Kim,et al.  Self-timed mesochronous interconnection for high-speed VLSI systems , 1996, Proceedings of the Sixth Great Lakes Symposium on VLSI.

[28]  Luca Benini,et al.  Capturing topology-level implications of link synthesis techniques for nanoscale networks-on-chip , 2009, GLSVLSI '09.