Accurate branch prediction for short threads
暂无分享,去创建一个
[1] Trevor N. Mudge,et al. The YAGS branch prediction scheme , 1998, Proceedings. 31st Annual ACM/IEEE International Symposium on Microarchitecture.
[2] Kunle Olukotun,et al. The common case transactional behavior of multithreaded programs , 2006, The Twelfth International Symposium on High-Performance Computer Architecture, 2006..
[3] Richard E. Kessler,et al. The Alpha 21264 microprocessor , 1999, IEEE Micro.
[4] Haitham Akkary,et al. A dynamic multithreading processor , 1998, Proceedings. 31st Annual ACM/IEEE International Symposium on Microarchitecture.
[5] Eric Rotenberg,et al. Slipstream processors: improving both performance and fault tolerance , 2000, SIGP.
[6] Norman P. Jouppi,et al. Core architecture optimization for heterogeneous chip multiprocessors , 2006, 2006 International Conference on Parallel Architectures and Compilation Techniques (PACT).
[7] Weifeng Zhang,et al. An event-driven multithreaded dynamic optimization framework , 2005, 14th International Conference on Parallel Architectures and Compilation Techniques (PACT'05).
[8] Gurindar S. Sohi,et al. ARB: A Hardware Mechanism for Dynamic Reordering of Memory References , 1996, IEEE Trans. Computers.
[9] Norman P. Jouppi,et al. Conjoined-Core Chip Multiprocessing , 2004, 37th International Symposium on Microarchitecture (MICRO-37'04).
[10] T. Yuba,et al. An architecture of a dataflow single chip processor , 1989, ISCA '89.
[11] Pierre Michaud,et al. De-aliased Hybrid Branch Predictors , 1999 .
[12] Daniel A. Jiménez,et al. Neural methods for dynamic branch prediction , 2002, TOCS.
[13] David R. Kaeli,et al. Path-based Hardware Loop Prediction , 2022 .
[14] Eric Sprangle,et al. Increasing processor performance by implementing deeper pipelines , 2002, ISCA.
[15] André Seznec,et al. Branch prediction and simultaneous multithreading , 1996, Proceedings of the 1996 Conference on Parallel Architectures and Compilation Technique.
[16] S. McFarling. Combining Branch Predictors , 1993 .
[17] Norman P. Jouppi,et al. Single-ISA heterogeneous multi-core architectures: the potential for processor power reduction , 2003, Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36..
[18] André Seznec,et al. Analysis of the O-GEometric history length branch predictor , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).
[19] Pierre Michaud,et al. Trading Conflict And Capacity Aliasing In Conditional Branch Predictors , 1997, Conference Proceedings. The 24th Annual International Symposium on Computer Architecture.
[20] Kunle Olukotun,et al. Programming with transactional coherence and consistency (TCC) , 2004, ASPLOS XI.
[21] Haitham Akkary,et al. A minimal dual-core speculative multi-threading architecture , 2004, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..
[22] Eric Rotenberg,et al. A study of slipstream processors , 2000, MICRO 33.
[23] James E. Smith,et al. A study of branch prediction strategies , 1981, ISCA '98.
[24] Yale N. Patt,et al. A comparison of dynamic branch predictors that use two levels of branch history , 1993, ISCA '93.
[25] Wei-Chung Hsu,et al. The performance of runtime data cache prefetching in a dynamic optimization system , 2003, Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36..
[26] Dean M. Tullsen,et al. Fellowship - Simulation And Modeling Of A Simultaneous Multithreading Processor , 1996, Int. CMG Conference.
[27] Luis Ceze,et al. Implicit parallelism with ordered transactions , 2007, PPoPP.
[28] Antonio González,et al. Speculative multithreaded processors , 1998, ICS '98.
[29] Weifeng Zhang,et al. A self-repairing prefetcher in an event-driven dynamic optimization framework , 2006, International Symposium on Code Generation and Optimization (CGO'06).
[30] André Seznec,et al. The L-TAGE Branch Predictor , 2007, J. Instr. Level Parallelism.
[31] Manoj Franklin,et al. Branch prediction in multi-threaded processors , 2000, Proceedings 2000 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.PR00622).
[32] Josep Torrellas,et al. Architectural support for scalable speculative parallelization in shared-memory multiprocessors , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).
[33] Antonio González,et al. Thread-spawning schemes for speculative multithreading , 2002, Proceedings Eighth International Symposium on High Performance Computer Architecture.
[34] Kunle Olukotun,et al. Improving the performance of speculatively parallel applications on the Hydra CMP , 1999 .
[35] Jian Huang,et al. The Superthreaded Processor Architecture , 1999, IEEE Trans. Computers.
[36] José González,et al. Thermal-aware clustered microarchitectures , 2004, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..
[37] Dean M. Tullsen,et al. Mitosis compiler: an infrastructure for speculative threading based on pre-computation slices , 2005, PLDI '05.
[38] Alan Eustace,et al. ATOM - A System for Building Customized Program Analysis Tools , 1994, PLDI.
[39] Todd C. Mowry,et al. The potential for using thread-level data speculation to facilitate automatic parallelization , 1998, Proceedings 1998 Fourth International Symposium on High-Performance Computer Architecture.
[40] Jack B. Dennis,et al. A preliminary architecture for a basic data-flow processor , 1974, ISCA '98.
[41] Philippe Olivier Alexandre Navaux,et al. Branch prediction topologies for SMT architectures , 2005, 17th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD'05).
[42] Kunle Olukotun,et al. The Stanford Hydra CMP , 2000, IEEE Micro.
[43] John Paul Shen,et al. Mitigating Amdahl's law through EPI throttling , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).
[44] Antonio González,et al. Value prediction for speculative multithreaded architectures , 1999, MICRO-32. Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture.
[45] Antonio González,et al. A quantitative assessment of thread-level speculation techniques , 2000, Proceedings 14th International Parallel and Distributed Processing Symposium. IPDPS 2000.
[46] Christopher Hughes,et al. Speculative precomputation: long-range prefetching of delinquent loads , 2001, ISCA 2001.
[47] Gurindar S. Sohi,et al. Speculative Versioning Cache , 2001, IEEE Trans. Parallel Distributed Syst..
[48] Norman P. Jouppi,et al. Processor Power Reduction Via Single-ISA Heterogeneous Multi-Core Architectures , 2003, IEEE Computer Architecture Letters.
[49] Daniel A. Jiménez,et al. Fast Path-Based Neural Branch Prediction , 2003, MICRO.
[50] Yale N. Patt,et al. The agree predictor: a mechanism for reducing negative branch history interference , 1997, ISCA '97.
[51] Toshitsugu Yuba,et al. An Architecture Of A Dataflow Single Chip Processor , 1989, The 16th Annual International Symposium on Computer Architecture.
[52] Kunle Olukotun,et al. Exposing speculative thread parallelism in SPEC2000 , 2005, PPoPP.
[53] Trevor N. Mudge,et al. Analysis of branch prediction via data compression , 1996, ASPLOS VII.
[54] Antonia Zhai,et al. A scalable approach to thread-level speculation , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).
[55] Paraskevas Evripidou,et al. Data-Driven Multithreading Using Conventional Microprocessors , 2006, IEEE Transactions on Parallel and Distributed Systems.
[56] Craig Zilles,et al. Execution-based prediction using speculative slices , 2001, ISCA 2001.
[57] Jack L. Lo,et al. Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor , 1996, 23rd Annual International Symposium on Computer Architecture (ISCA'96).
[58] Brad Calder,et al. Automatically characterizing large scale program behavior , 2002, ASPLOS X.
[59] Wei-Chung Hsu,et al. Design and Implementation of a Lightweight Dynamic Optimization System , 2004, J. Instr. Level Parallelism.