Test exploration and validation using transaction level models

The complexity of the test infrastructure and test strategies in systems-on-chip approaches the complexity of the functional design space. This paper presents test design space exploration and validation of test strategies and schedules using transaction level models (TLMs). Since many aspects of testing involve the transfer of a significant amount of test stimuli and responses, the communication-centric view of TLMs suits this purpose exceptionally well.

[1]  Daniel Gajski,et al.  Cycle-approximate Retargetable Performance Estimation at the Transaction Level , 2008, 2008 Design, Automation and Test in Europe.

[2]  Gunter Krampl,et al.  Test setup simulation - a high-performance VHDL-based virtual test solution meeting industrial requirements , 2002, Proceedings. International Test Conference.

[3]  Kees G. W. Goossens,et al.  Transaction-Based Communication-Centric Debug , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[4]  Martin Radetzki.  Object-Oriented Transaction-Level Modelling , 2007 .

[5]  Luigi Carro,et al.  Test planning and design space exploration in a core-based environment , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[6]  Krishnendu Chakrabarty,et al.  Cycle-Accurate Test Power Modeling and Its Application to SoC Test Architecture Design and Scheduling , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  O. Hammami,et al.  Introducing Energy and Area Estimation in HW/SW Design Flow Based on Transaction Level Modeling , 2006, 2006 International Conference on Microelectronics.

[8]  Petru Eles,et al.  Optimization of a bus-based test data transportation mechanism in system-on-chip , 2005, 8th Euromicro Conference on Digital System Design (DSD'05).

[9]  Yervant Zorian.  Guest Editor's Introduction: What is Infrastructure IP? , 2002, IEEE Des. Test Comput..

[10]  Wang,et al.  System-on-Chip Test Architectures: Nanometer Design for Testability , 2007 .

[11]  Frank Ghenassia.  Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems , 2010 .

[12]  Sani R. Nassif,et al.  Impact of design-manufacturing interface on SoC design methodologies , 2004, IEEE Design & Test of Computers.

[13]  Paolo Prinetto,et al.  "Plug & Test" at System Level via Testable TLM Primitives , 2008, 2008 IEEE International Test Conference.

[14]  Nur A. Touba,et al.  Survey of Test Vector Compression Techniques , 2006, IEEE Design & Test of Computers.

[15]  Adam Donlin,et al.  Transaction level modeling: flows and use models , 2004, International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004..