Efficient static timing analysis using a unified framework for false paths and multi-cycle paths

We propose a framework to unify the process of false paths and multi-cycle paths in static timing analysis (STA). We use subgraphs attached with timing constraints to represent false paths and multi-cycle paths. The complexity of the subgraph representation is reduced to improve efficiency. Finally, we present theorems to show that the unified framework produces correct timings. The experimental results demonstrate that the minimization is effective for both artificial and industry test cases.

[1]  J. Orlin Contentment in graph theory: Covering graphs with cliques , 1977 .

[2]  Mike Hutton,et al.  Efficient static timing analysis and applications using edge masks , 2005, FPGA '05.

[3]  Alexander Saldanha,et al.  Timing analysis with implicitly specified false paths , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[4]  Rajendran Panda,et al.  Removing user-specified false paths from timing graphs , 2000, Proceedings 37th Design Automation Conference.

[5]  Yi Zhu,et al.  Improving the efficiency of static timing analysis with false paths , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[6]  Krishna P. Belkhale,et al.  Timing analysis with known false sub graphs , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[7]  Robert B. Hitchcock,et al.  Timing verification and the timing analysis program , 1988, DAC 1982.

[8]  T. C. Hu,et al.  Combinatorial algorithms , 1982 .

[9]  Haiko Müller,et al.  Alternating cycle-free matchings , 1990 .