On the feasibility of nanoscale triple-gate CMOS transistors

The feasibility of triple-gate MOSFETs (TGFETs) for nanoscale CMOS applications is examined with regard to short-channel effects (SCEs) and gate-layout area. Three-dimensional numerical simulations of TGFETs reveal that much more stringent body scaling for SCE control is needed for undoped bodies relative to doped ones (which are not viable for nanoscale devices) due to the suppression of corner current conduction (which is technologically advantageous) in the former. When the undoped body is scaled for adequate SCE control, further analysis shows that the generic TGFET suffers from severe layout-area inefficiency relative to the fully depleted single-gate SOI MOSFET (FDFET) and the double-gate (DG) FinFET, and the inefficiency can be improved only by evolving the TGFET into a virtual FDFET or a virtual DG FinFET. We suggest then that the TGFET is not a feasible nanoscale CMOS transistor, and thus the DG FinFET, which is more scalable than the FDFET, seems to be the most promising candidate for future CMOS applications.

[1]  V. Trivedi,et al.  Suppression of corner effects in triple-gate MOSFETs , 2003, IEEE Electron Device Letters.

[2]  V. Trivedi,et al.  Nanoscale FinFETs with gate-source/drain underlap , 2005, IEEE Transactions on Electron Devices.

[3]  V. Trivedi,et al.  A compact QM-based mobility model for nanoscale ultra-thin-body CMOS devices , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[4]  G. Pei,et al.  FinFET design considerations based on 3-D simulation and analytical modeling , 2002 .

[5]  J.G. Fossum,et al.  Bulk inversion in FinFETs and the implied insignificance of the effective gate width , 2004, 2004 IEEE International SOI Conference (IEEE Cat. No.04CH37573).

[6]  V. Trivedi,et al.  Scaling fully depleted SOI CMOS , 2003 .

[7]  S. Hareland,et al.  Tri-Gate fully-depleted CMOS transistors: fabrication, design and layout , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[8]  J. Colinge,et al.  Silicon-on-insulator 'gate-all-around device' , 1990, International Technical Digest on Electron Devices.

[9]  J. Kavalieros,et al.  High performance fully-depleted tri-gate CMOS transistors , 2003, IEEE Electron Device Letters.

[10]  Kok Wai Wong,et al.  Metal-gate FinFET and fully-depleted SOI devices using total gate silicidation , 2002, Digest. International Electron Devices Meeting,.

[11]  J. Bokor,et al.  Sensitivity of double-gate and FinFETDevices to process variations , 2003 .

[12]  M.-R. Lin,et al.  Locally strained ultra-thin channel 25nm narrow FDSOI devices with metal gate and mesa isolation , 2003, IEEE International Electron Devices Meeting 2003.

[13]  Fumio Horiguchi,et al.  Impact of surrounding gate transistor (SGT) for ultra-high-density LSI's , 1991 .

[14]  Yuan Taur,et al.  Device scaling limits of Si MOSFETs and their application dependencies , 2001, Proc. IEEE.

[15]  H.-S.P. Wong,et al.  Extreme scaling with ultra-thin Si channel MOSFETs , 2002, Digest. International Electron Devices Meeting,.