Extracting circuit models for large RC interconnections that are accurate up to a predefined signal frequency

This paper presents a technique that transforms large and complex RC networks into much smaller physically realizable RC networks. These models reflect the transmission behavior of the initial network accurately for frequencies up to a user-defined maximal signal frequency. This technique has been incorporated in a layout-to-circuit extractor, using a scan-line approach. The method guarantees numerical stability and performs excellently in modeling RC interconnects.

[1]  N. P. van der Meijs,et al.  Delayed Frontal Solution for Finite-Element based Resistance Extraction , 1995, 32nd Design Automation Conference.

[2]  M. Glez. Harbour,et al.  Calculation of signal delay in integrated interconnections , 1989 .

[3]  Lawrence T. Pileggi,et al.  RICE: rapid interconnect circuit evaluation using AWE , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Lawrence T. Pileggi,et al.  Time-domain macromodels for VLSI interconnect analysis , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Mark Horowitz,et al.  Charge-Sharing Models for Switch-Level Simulation , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  N. P. van der Meijs,et al.  Including higher-order moments of RC interconnections in layout-to-circuit extraction , 1996, Proceedings ED&TC European Design and Test Conference.

[7]  N. P. van der Meijs,et al.  Reduced RC models for IC interconnections with coupling capacitances , 1992 .