Memristor-based ternary content addressable memory (mTCAM) for data-intensive computing

A memristor-based ternary content addressable memory (mTCAM) is presented. Each mTCAM cell, consisting of five transistors and two memristors to store and search for ternary data, is capable of remarkable nonvolatility and higher storage density than conventional CMOS-based TCAMs. Each memristor in the cell can be programmed individually such that high impedance is always present between searchlines to reduce static energy consumption. A unique two-step write scheme offers reliable and energy-efficient write operations. The search voltage is designed to ensure optimum sensing margins with the presence of variations in memristor devices. Simulations of the proposed mTCAM demonstrate functionalities in write and search modes, as well as a search delay of 2 ns and a search of 0.99 fJ/bit/search for a word width of 128 bits.

[1]  Byung-Do Yang,et al.  A Low Power Content Addressable Memory Using Low Swing Search Lines , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Meng-Fan Chang,et al.  A High-Speed 7.2-ns Read-Write Random Access 4-Mb Embedded Resistive RAM (ReRAM) Macro Using Process-Variation-Tolerant Current-Mode Read Schemes , 2013, IEEE Journal of Solid-State Circuits.

[3]  Stephen J. Wolf,et al.  The elusive memristor: properties of basic electrical circuits , 2008, 0807.3994.

[4]  Jeyavijayan Rajendran,et al.  An Energy-Efficient Memristive Threshold Logic Circuit , 2012, IEEE Transactions on Computers.

[5]  Sangho Shin,et al.  Energy-Efficient Memristive Analog and Digital Electronics , 2012 .

[6]  Yang Yang,et al.  Low-voltage driven visible and infrared electroluminescence from light-emitting device based on Er-doped TiO2/p+-Si heterostructure , 2012 .

[7]  K. Pagiamtzis,et al.  A low-power content-addressable memory (CAM) using pipelined hierarchical search scheme , 2004, IEEE Journal of Solid-State Circuits.

[8]  Alexander S. Szalay,et al.  Data-Intensive Computing in the 21st Century , 2008, Computer.

[9]  Fernando Corinto,et al.  A Boundary Condition-Based Approach to the Modeling of Memristor Nanostructures , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Shimeng Yu,et al.  On the Switching Parameter Variation of Metal Oxide RRAM—Part II: Model Corroboration and Device Design Strategy , 2012, IEEE Transactions on Electron Devices.

[11]  Suhwan Kim,et al.  A High-Speed Range-Matching TCAM for Storage-Efficient Packet Classification , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Robert Kozma,et al.  Advances in Neuromorphic Memristor Science and Applications , 2012, Springer Series in Cognitive and Neural Systems.

[13]  Massimiliano Di Ventra,et al.  Experimental demonstration of associative memory with memristive neural networks , 2009, Neural Networks.

[14]  Gordon Bell,et al.  Beyond the Data Deluge , 2009, Science.

[15]  Wei Yang Lu,et al.  Nanoscale memristor device as synapse in neuromorphic systems. , 2010, Nano letters.

[16]  Shimeng Yu,et al.  Metal–Oxide RRAM , 2012, Proceedings of the IEEE.

[17]  Kyoung-Rok Cho,et al.  Memristor MOS Content Addressable Memory (MCAM): Hybrid Architecture for Future High Performance Search Engines , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  J. Yang,et al.  Switching dynamics in titanium dioxide memristive devices , 2009 .

[19]  Shimeng Yu,et al.  On the Switching Parameter Variation of Metal-Oxide RRAM—Part I: Physical Modeling and Simulation Methodology , 2012, IEEE Transactions on Electron Devices.

[20]  Dalibor Biolek,et al.  SPICE Model of Memristor with Nonlinear Dopant Drift , 2009 .

[21]  L. Chua.  Memristor-The missing circuit element , 1971 .

[22]  Shoji Ikeda,et al.  Design and Fabrication of a One-Transistor/One-Resistor Nonvolatile Binary Content-Addressable Memory Using Perpendicular Magnetic Tunnel Junction Devices with a Fine-Grained Power-Gating Scheme , 2011 .

[23]  Sanghyeon Baeg.  Low-Power Ternary Content-Addressable Memory Design Using a Segmented Match Line , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  Shoji Ikeda,et al.  Standby-Power-Free Compact Ternary Content-Addressable Memory Cell Chip Using Magnetic Tunnel Junction Devices , 2009 .

[25]  Gregory S. Snider,et al.  ‘Memristive’ switches enable ‘stateful’ logic operations via material implication , 2010, Nature.

[26]  Shimeng Yu,et al.  A SPICE Compact Model of Metal Oxide Resistive Switching Memory With Variations , 2012, IEEE Electron Device Letters.

[27]  Lin Chen,et al.  Device and SPICE modeling of RRAM devices. , 2011, Nanoscale.

[28]  Hiroyuki Kawai,et al.  A 250-MHz 18-Mb Full Ternary CAM With Low-Voltage Matchline Sensing Scheme in 65-nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[29]  K. Fujishima,et al.  A cost-efficient high-performance dynamic TCAM with pipelined hierarchical searching and shift redundancy architecture , 2005, IEEE Journal of Solid-State Circuits.

[30]  Sung-Mo Kang,et al.  Analysis of Passive Memristive Devices Array: Data-Dependent Statistical Model and Self-Adaptable Sense Resistance for RRAMs , 2012, Proceedings of the IEEE.

[31]  Le Zheng,et al.  Modular Structure of Compact Model for Memristive Devices , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[32]  Robinson E. Pino,et al.  Computational Intelligence and Neuromorphic Computing Architectures , 2012 .

[33]  Rainer Waser,et al.  Complementary resistive switches for passive nanocrossbar memories. , 2010, Nature materials.

[34]  K. J. Kuhn,et al.  Considerations for Ultimate CMOS Scaling , 2012, IEEE Transactions on Electron Devices.

[35]  Chris Yakopcic,et al.  Generalized Memristive Device SPICE Model and its Application in Circuit Design , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[36]  T. Kawahara,et al.  A large-scale and low-power CAM architecture featuring a one-hot-spot block code for IP-address lookup in a network router , 2005, IEEE Journal of Solid-State Circuits.

[37]  Sung-Mo Kang,et al.  Resistive Computing: Memristors-Enabled Signal Multiplication , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[38]  Y. Pershin,et al.  Erratum: Memristive model of amoeba learning [Phys. Rev. E 80 , 021926 (2009)] , 2010 .

[39]  Sangho Shin,et al.  Compact Circuit Model and Hardware Emulation for Floating Memristor Devices , 2013, IEEE Circuits and Systems Magazine.

[40]  D. Stewart,et al.  The missing memristor found , 2008, Nature.

[41]  Leon O. Chua,et al.  Neural Synaptic Weighting With a Pulse-Based Memristor Circuit , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[42]  Jing Li,et al.  1 Mb 0.41 µm² 2T-2R Cell Nonvolatile TCAM With Two-Bit Encoding and Clocked Self-Referenced Sensing , 2014, IEEE Journal of Solid-State Circuits.

[43]  Ali Sheikholeslami,et al.  A mismatch-dependent power allocation technique for match-line sensing in content-addressable memories , 2003 .

[44]  D. Stewart,et al.  The crossbar latch: Logic value storage, restoration, and inversion in crossbar circuits , 2005 .

[45]  L.O. Chua,et al.  Memristive devices and systems , 1976, Proceedings of the IEEE.

[46]  K. Pagiamtzis,et al.  Content-addressable memory (CAM) circuits and architectures: a tutorial and survey , 2006, IEEE Journal of Solid-State Circuits.

[47]  Yiran Chen,et al.  Design of Spin-Torque Transfer Magnetoresistive RAM and CAM/TCAM with High Sensing and Search Speed , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[48]  Sung-Mo Kang,et al.  Field Programmable Stateful Logic Array , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[49]  C. Toumazou,et al.  A Versatile Memristor Model With Nonlinear Dopant Kinetics , 2011, IEEE Transactions on Electron Devices.

[50]  Rong Zhang,et al.  Field-effect transistors based on two-dimensional materials for logic applications , 2013 .

[51]  J. Kavalieros,et al.  Integrated nanoelectronics for the future. , 2007, Nature materials.

[52]  Sung-Mo Kang,et al.  Reconfigurable Stateful nor Gate for Large-Scale Logic-Array Integrations , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[53]  Igor Arsovski,et al.  A 32 nm 0.58-fJ/Bit/Search 1-GHz Ternary Content Addressable Memory Compiler Using Silicon-Aware Early-Predict Late-Correct Sensing With Embedded Deep-Trench Capacitor Noise Mitigation , 2013, IEEE Journal of Solid-State Circuits.

[54]  Sung-Mo Kang,et al.  Compact Models for Memristors Based on Charge-Flux Constitutive Relationships , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.