The Rectangle Placement Language

Constraint-based symbolic layout of VLSI designs has received growing attention during the past few years. Several systems have been developed which can offer graphical or textual media for the expression of designs and can provide automatic compaction to technology specific design rules. The ability of these systems to allow for the expression of more generalized relationships is a topic open for further research. RPL is a constraint-based symbolic layout language intended to address the problem of providing a more flexible set of constraints and restraints to the designer for expressing the relationships and dependencies of the design. This paper describes some of the ideas behind this work and details some of the progress that has been made.

[1]  A. Richard Newton,et al.  A Symbolic Design System for Integrated Circuits , 1982, 19th Design Automation Conference.

[2]  Mark Jeffrey Stefik.  Planning with constraints , 1980 .

[3]  Nils J. Nilsson,et al.  Principles of Artificial Intelligence , 1980, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[4]  Richard J. Lipton,et al.  ALI: A Procedural Language to Describe VLSI Layouts , 1982, DAC 1982.

[5]  Chak-Kuen Wong,et al.  An Algorithm to Compact a VLSI Symbolic Layout with Mixed Constraints , 1983, 20th Design Automation Conference Proceedings.

[6]  Tom M. Mitchell,et al.  A Knowledge Based Approach to VLSI CAD , 1983 .

[7]  Tom M. Mitchell,et al.  A Knowledge Based Approach to VLSI CAD the Redesign System , 1984, 21st Design Automation Conference Proceedings.

[8]  Louis I. Steinberg,et al.  The CRITTER System: Analyzing Digital Circuits by Propagating Behaviors and Specifications , 1982, AAAI.

[9]  John Batali,et al.  The Design Procedure Language Manual , 1980 .

[10]  Chris Kingsley.  EARL: An Integrated Circuit Design Language , 1982 .

[11]  R. C. Mosteller.  REST: A Leaf Cell Design System , 1981 .

[12]  Richard J. Lipton,et al.  ALI: A Procedural Language to Describe VLSI Layouts , 1982, 19th Design Automation Conference.

[13]  Thomas Lengauer,et al.  The complexity of compacting hierarchically specified layouts of integrated circuits , 1982, 23rd Annual Symposium on Foundations of Computer Science (sfcs 1982).