Dynamic Self-Shielding Bus Encoding for Signal Integrity Enhancement and Low Power in NOCs

As feature sizes shrink and clock frequencies increase, Signal integrity and power consumption face critical challenges in design and implementation of NOCs (network-on-chip). A kind of dynamic self-shielding bus encoding scheme is proposed in this article. This scheme aims to provide a high degree of signal integrity through dynamic self-shielding technique and to reduce bus power consumption in NOCs. Qualitative comparisons between our scheme and other state-of-the-art approaches showed that this encoding scheme enhances signal integrity and decreases bus power consumption.

[1]  Ken Mai,et al.  The future of wires , 2001, Proc. IEEE.

[2]  Rajendran Panda,et al.  Crosstalk noise control in an SoC physical design flow , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  L. Green.  Understanding the importance of signal integrity , 1999 .

[4]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[5]  Chandra Tirumurti,et al.  On modeling crosstalk faults , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Pierre G. Paulin,et al.  System-on-chip beyond the nanometer wall , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[7]  Andrew B. Kahng,et al.  Interconnect tuning strategies for high-performance ICs , 1998, DATE.

[8]  Melvin A. Breuer,et al.  Process variations and their impact on circuit operation , 1998, Proceedings 1998 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (Cat. No.98EX223).

[9]  T. W. Williams,et al.  Signal integrity problems in deep submicron arising from interconnects between cores , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[10]  Jörg Henkel,et al.  Enhancing signal integrity through a low-overhead encoding scheme on address buses , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[11]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[12]  Uming Ko,et al.  A repeater optimization methodology for deep sub-micron, high-performance processors , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[13]  Kurt Keutzer,et al.  Bus encoding to prevent crosstalk delay , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).