Reconfigurable Low Complexity Fir Filters for Software Radio Receivers

The most computationally demanding block of a software defined radio (SDR) receiver is the channelizer which operates at the highest sampling rate. Reconfigurability and low complexity are the two key requirements of the SDR channelizers. Two new reconfigurable architectures of low complexity finite impulse response (FIR) filters for channelizers are proposed in this paper. Our methods are based on the binary common subexpression elimination (BCSE) algorithm. The proposed architectures are capable of operating at a high speed clock frequency of 109.7 MHz based on Xilinx's Virtex II 2v2000ff896-6 FPGA for a 12-bit FIR filter coefficient. Design examples show that our method offers an average reduction of 23% in the number of addition operations compared to the conventional FIR filter implementations

[1]  Alan V. Oppenheim,et al.  Discrete-Time Signal Pro-cessing , 1989 .

[2]  R. Hartley Subexpression sharing in filters using canonic signed digit multipliers , 1996 .

[3]  N. Spencer An overview of digital telephony standards , 1998 .

[4]  Ravinder David Koilpillai,et al.  Software radio issues in cellular base stations , 1999, IEEE J. Sel. Areas Commun..

[5]  Ingrid Verbauwhede,et al.  Low power showdown: comparison of five DSP platforms implementing an LPC speech codec , 2001, 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221).

[6]  O. Vainio,et al.  Comparison of programmable FIR filter architectures for low power , 2002, Proceedings of the 28th European Solid-State Circuits Conference.

[7]  I. Kale,et al.  Efficient implementation of digital filters using novel reconfigurable multiplier blocks , 2004, Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers, 2004..

[8]  A. Prasad Vinod,et al.  A new common subexpression elimination algorithm for implementing low complexity FIR filters in software defined radio receivers , 2006, 2006 IEEE International Symposium on Circuits and Systems.