Digital Equalization With ADC-Based Receivers: Two Important Roles Played by Digital Signal Processingin Designing Analog-to-Digital-Converter-Based Wireline Communication Receivers

Wireline input/output (I/O) bandwidth demand within networks in large data centers has increased rapidly over the last decade because of the explosion in data generation from cloud computing, mobile devices, and Internet of Things applications. To support this, both the number of I/O lanes per component and the per-lane data rate have continuously scaled up. For example, Figure 1 shows that the aggregate bandwidth of a typical large Ethernet switch application-specified integrated circuit (IC) has increased by an order of magnitude roughly every five years, starting at about 240 Gb/s with 24 channels operating at 10 Gb/s in 2008 and projected to near 25.6 Tb/s with 256 channels operating close to 100 Gb/s in 2019 [1]. This has led to the development of the current serial I/O standards at 56 Gb/s and planned future links operating in excess of 100 Gb/s.

[1]  J.H. Winters,et al.  Techniques for High-Speed Implementation of Nonlinear Cancellation , 1991, IEEE J. Sel. Areas Commun..

[2]  Young Sik Hur,et al.  Equalization and near-end crosstalk (NEXT) noise cancellation for 20-Gb/s 4-PAM backplane serial I/O interconnections , 2005, IEEE Transactions on Microwave Theory and Techniques.

[3]  S. Qureshi,et al.  Adaptive equalization , 1982, Proceedings of the IEEE.

[4]  Chun-Cheng Huang,et al.  A CMOS 6-Bit 16-GS/s Time-Interleaved ADC Using Digital Background Calibration Techniques , 2011, IEEE Journal of Solid-State Circuits.

[5]  Haruo Kobayashi,et al.  Explicit analysis of channel mismatch effects in time-interleaved ADC systems , 2001 .

[6]  M El-Chammas,et al.  A 12-GS/s 81-mW 5-bit Time-Interleaved Flash ADC With Background Timing Skew Calibration , 2011, IEEE Journal of Solid-State Circuits.

[7]  S. Chandramouli,et al.  A 10-Gb/s Reconfigurable CMOS Equalizer Employing a Transition Detector-Based Output Monitoring Technique for Band-Limited Serial Links , 2006, IEEE Transactions on Microwave Theory and Techniques.

[8]  Samuel Palermo,et al.  A 10 Gb/s Hybrid ADC-Based Receiver With Embedded Analog and Per-Symbol Dynamically Enabled Digital Equalization , 2016, IEEE Journal of Solid-State Circuits.

[9]  Peng Zhang,et al.  An 8 Bit 4 GS/s 120 mW CMOS ADC , 2013, IEEE Journal of Solid-State Circuits.

[10]  Samuel Palermo,et al.  A 52-Gb/s ADC-Based PAM-4 Receiver With Comparator-Assisted 2-bit/Stage SAR ADC and Partially Unrolled DFE in 65-nm CMOS , 2019, IEEE Journal of Solid-State Circuits.

[11]  Jorge Pernillo,et al.  3.4 A 40/50/100Gb/s PAM-4 Ethernet transceiver in 28nm CMOS , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[12]  Ulrich Langmann,et al.  A 10-Gb/s CMOS Serial-Link Receiver using Eye-Opening Monitoring for Adaptive Equalization and for Clock and Data Recovery , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[13]  P.J. Hurst,et al.  A 10b 120MSample/s time-interleaved analog-to-digital converter with digital background calibration , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[14]  Bo Zhang,et al.  A 40 nm CMOS 195 mW/55 mW Dual-Path Receiver AFE for Multi-Standard 8.5–11.5 Gb/s Serial Links , 2015, IEEE Journal of Solid-State Circuits.

[15]  Shouli Yan,et al.  A 32 mW 1.25 GS/s 6b 2b/Step SAR ADC in 0.13 µm CMOS , 2009, IEEE J. Solid State Circuits.

[16]  Li Zhang,et al.  A 0.002-mm$^{2}$ 6.4-mW 10-Gb/s Full-Rate Direct DFE Receiver With 59.6% Horizontal Eye Opening Under 23.3-dB Channel Loss at Nyquist Frequency , 2014, IEEE Transactions on Microwave Theory and Techniques.

[17]  Keshab K. Parhi.  Design of multigigabit multiplexer-loop-based decision feedback equalizers , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  Yong Liu,et al.  3.1 A 25Gb/s ADC-based serial line receiver in 32nm CMOS SOI , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[19]  Chih-Kong Ken Yang,et al.  Power Optimized ADC-Based Serial Link Receiver , 2012, IEEE Journal of Solid-State Circuits.

[20]  Song-Hee Paik,et al.  A 10.3-GS/s, 6-Bit Flash ADC for 10G Ethernet Applications , 2013, IEEE Journal of Solid-State Circuits.

[21]  Samuel Palermo,et al.  A 32 Gb/s ADC-Based PAM-4 Receiver with 2-bit/Stage SAR ADC and Partially-Unrolled DFE , 2019, 2019 IEEE Custom Integrated Circuits Conference (CICC).

[22]  Ryohei Urata,et al.  Scaling large data center interconnects: Challenges and solutions , 2017, Optical Fiber Technology.

[23]  Naresh R. Shanbhag,et al.  A Study of BER-Optimal ADC-Based Receiver for Serial Links , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  Samuel Palermo,et al.  Modeling of ADC-Based Serial Link Receivers With Embedded and Digital Equalization , 2019, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[25]  Junho Cho,et al.  A fully adaptive 19-to-56Gb/s PAM-4 wireline transceiver with a configurable ADC in 16nm FinFET , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[26]  B. Widrow,et al.  Statistical theory of quantization , 1996 .

[27]  Sandipan Kundu,et al.  A 112 Gb/s PAM-4 56 Gb/s NRZ Reconfigurable Transmitter With Three-Tap FFE in 10-nm FinFET , 2019, IEEE Journal of Solid-State Circuits.

[28]  Patrick Chiang,et al.  A Single-Channel, 1.25-GS/s, 6-bit, 6.08-mW Asynchronous Successive-Approximation ADC With Improved Feedback Delay in 40-nm CMOS , 2012, IEEE Journal of Solid-State Circuits.

[29]  Robert W. Brodersen,et al.  A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-μm CMOS , 2006 .

[30]  Bo Zhang,et al.  3.2 A 320mW 32Gb/s 8b ADC-based PAM-4 analog front-end with programmable gain control and analog peaking in 28nm CMOS , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[31]  Hongtao Zhang,et al.  A 56-Gb/s PAM4 Wireline Transceiver Using a 32-Way Time-Interleaved SAR ADC in 16-nm FinFET , 2017, IEEE Journal of Solid-State Circuits.