Photonics design tool for advanced CMOS nodes

Recently, the authors have demonstrated large-scale integrated systems with several million transistors and hundreds of photonic elements. Yielding such large-scale integrated systems requires a design-for-manufacture rigour that is embodied in the 10 000 to 50 000 design rules that these designs must comply within advanced complementary metal-oxide semiconductor manufacturing. Here, the authors present a photonic design automation tool which allows automatic generation of layouts without design-rule violations. This tool is written in SKILL, the native language of the mainstream electric design automation software, Cadence. This allows seamless integration of photonic and electronic design in a single environment. The tool leverages intuitive photonic layer definitions, allowing the designer to focus on the physical properties rather than on technology-dependent details. For the first time the authors present an algorithm for removal of design-rule violations from photonic layouts based on Manhattan discretisation, Boolean and sizing operations. This algorithm is not limited to the implementation in SKILL, and can in principle be implemented in any scripting language. Connectivity is achieved with software-defined waveguide ports and low-level procedures that enable auto-routing of waveguide connections.

[1]  Lynn Conway,et al.  Introduction to VLSI systems , 1978 .

[2]  C. Gunn,et al.  Fully Integrated VLSI CMOS and Photonics "CMOS Photonics" , 2007, 2007 IEEE Symposium on VLSI Technology.

[3]  Rajeev J Ram,et al.  Photonic Device Layout Within the Foundry CMOS Design Environment , 2010, IEEE Photonics Technology Letters.

[4]  Samuel Palermo,et al.  Optical technology for energy efficient I/O in high performance computing , 2010, IEEE Communications Magazine.

[5]  Jie Sun,et al.  Nanophotonic integration in state-of-the-art CMOS foundries. , 2011, Optics express.

[6]  Jason S. Orcutt,et al.  Monolithic electronic-photonic integration in state-of-the-art CMOS processes , 2012 .

[7]  Min Yang,et al.  A 90nm CMOS integrated Nano-Photonics technology for 25Gbps WDM optical communications applications , 2012, 2012 International Electron Devices Meeting.

[8]  Rajeev J Ram,et al.  Depletion-mode carrier-plasma optical modulator in zero-change advanced CMOS. , 2013, Optics letters.

[9]  Wim Bogaerts,et al.  Improving the design cycle for nanophotonic components , 2013, J. Comput. Sci..

[10]  Aravind Srinivasan,et al.  A monolithically-integrated optical transmitter and receiver in a zero-change 45nm SOI process , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[11]  Steve Blair,et al.  Crossing-Aware Channel Routing for Integrated Optics , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Jackson Klein,et al.  Improvements in the silicon photonics design flow: Collaboration and standardization , 2014, 2014 IEEE Photonics Conference.

[13]  Wim Bogaerts,et al.  Design Challenges in Silicon Photonics , 2014, IEEE Journal of Selected Topics in Quantum Electronics.