论文信息 - An Interactive Simulation System for Structured Logic Design -- ISS

An Interactive Simulation System for Structured Logic Design -- ISS

An Interactive Simulation System (ISS) is presented. ISS is an integrated interactive CAD system for logic design, and is configurated "module oriented" to support structured logic design. An Interactive Simulator (IS) is used for design verification. A designer can control simulation steps interactively in IS, and he can find design errors early using a good interactive interface. A Structured Hardware Design Language (SHDL) is used to describe logic designs.

[1] Tohru Sasaki,et al. MIXS: A Mixed Level Simulator for Large Digital System Logic Verification , 1980, 17th Design Automation Conference.

[2] Donald L. Dietmeyer,et al. A Digital System Design Language (DDL) , 1968, IEEE Transactions on Computers.

[3] Mario Barbacci,et al. Instruction set processor specifications (ISPS): The notation and its applications , 1981, IEEE Transactions on Computers.

[4] W. M. vanCleemput. An hierarchical language for the structural description of digital systems , 1977, DAC '77.

[5] Lawrence C. Widdoes,et al. SCALD: Structured Computer-Aided Logic Design , 1978, 15th Design Automation Conference.

[6] J. Paul Roth. Hardware Verification , 1977, IEEE Transactions on Computers.

[7] Klim Maling,et al. ALEX: A Conversational, Hierarchical Logic Design System , 1980, 17th Design Automation Conference.

[8] Stephen A. Szygenda,et al. Digital Logic Simulation in a Time-Based, Table-Driven Environment , 1975, Computer.

[9] Philip S. Wilcox. Digital logic simulation at the gate and functional level , 1979, DAC.