论文信息 - A 32ns 64Mb DRAM with Extended Second Metal Line Architecture

A 32ns 64Mb DRAM with Extended Second Metal Line Architecture

This paper proposes a new array architecture named extended second metal line (ESL) architecture, in which second metal line is used as not only power lines for distributed sense-amp drivers but global data-buses in the memory array. The self-recovering Vpp generator for output driver is further described to ensure the output high level in fast column access modes. By using the proposed array and circuit techniques in a 64Mb DRAM, fast RAS access time of 32ns has been achieved.

[1] Masaru Sasago,et al. A 64-Mb DRAM with meshed power line , 1991 .

[2] Hideto Hidaka,et al. A 34-ns 16-Mb DRAM with controllable voltage down-converter , 1992 .

[3] Fumio Horiguchi,et al. A 33-ns 64-Mb DRAM , 1991 .

[4] Toshiya Uchida,et al. A 40-ns 64-Mb DRAM with 64-b parallel data bus architecture , 1991 .