Design Procedure for Three-Stage CMOS OTAs with AC Boosting Frequency Compensation Technique

ABSTRACT An analytic design guide to design a three-stage cascade CMOS operational amplifier compensated by AC boosting frequency compensation (ACBC) method is presented in this paper. The procedure allows electrical parameters such as gain bandwidth (GBW) product or phase margin to be related to the value of circuit elements such as aspect ratio or biasing currents of transistors. The presented design guide is suited for pencil-and-paper design and yields accurate performance without unnecessary circuit constraint introduction. Simulation results using TSMC 0.18 µm CMOS process verifies accuracy and robustness of proposed procedure. Various load capacitors and circuit conditions are simulated and, based on obtained results, the presented design guide is comprehensive and efficient since it leads us from frequency response parameters to aspect ratio of MOSFETs.

[1]  E. Sánchez-Sinencio,et al.  Multistage amplifier topologies with nested Gm-C compensation , 1997, IEEE J. Solid State Circuits.

[2]  Johan H. Huijsing,et al.  Frequency Compensation Techniques for Low-Power Operational Amplifiers , 1995 .

[3]  Hoi Lee,et al.  Active-feedback frequency-compensation technique for low-power multistage amplifiers , 2003, IEEE J. Solid State Circuits.

[4]  Ka Nang Leung,et al.  Nested Miller compensation in low-power CMOS design , 2001 .

[5]  Ka Nang Leung,et al.  Right-half-plane zero removal technique for low-voltage low-power nested Miller compensation CMOS amplifier , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).

[6]  Ali Jalali,et al.  A new frequency compensation technique for three stages OTA by differential feedback path , 2015 .

[7]  Jae-Yoon Sim,et al.  A Design Guide of 3-stage CMOS Operational Amplifier with Nested Gm-C Frequency Compensation , 2007 .

[8]  P.K.T. Mok,et al.  Damping-factor-control frequency compensation technique for low-voltage low-power large capacitive load applications , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[9]  Ka Nang Leung,et al.  Analysis of multistage amplifier-frequency compensation , 2001 .

[10]  Davide Marano,et al.  Improved Reversed Nested Miller Frequency Compensation Technique With Voltage Buffer and Resistor , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Meysam Akbari,et al.  High performance reversed nested Miller frequency compensation , 2015 .

[12]  Omid Hashemipour,et al.  DCCII based frequency compensation method for three stage amplifiers , 2015 .

[13]  Henry Leung,et al.  Performance evaluation of EKF-based chaotic synchronization , 2001 .

[14]  Johan H. Huijsing,et al.  A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure , 1992 .

[15]  Gaetano Palumbo,et al.  Design Procedure for Two-Stage CMOS Transconductance Operational Amplifiers: A Tutorial , 2001 .

[16]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[17]  Gaetano Palumbo,et al.  Design Procedures for Three-Stage CMOS OTAs With Nested-Miller Compensation , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  Kong-Pang Pun,et al.  Reversed nested Miller compensation with voltage buffer and nulling resistor , 2003, IEEE J. Solid State Circuits.

[19]  Gaetano Palumbo,et al.  Analytical comparison of frequency compensation techniques in three-stage amplifiers: Research Articles , 2008 .

[20]  Gaetano Palumbo,et al.  Active reversed nested Miller compensation for three-stage amplifiers , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[21]  Jim Euchner.  Design , 2014, Catalysis from A to Z.

[22]  Phillip E Allen,et al.  CMOS Analog Circuit Design , 1987 .

[23]  Kenneth R. Laker,et al.  Design of analog integrated circuits and systems , 1994 .

[24]  W. Sansen,et al.  AC boosting compensation scheme for low-power multistage amplifiers , 2004, IEEE Journal of Solid-State Circuits.

[25]  Gaetano Palumbo,et al.  Well-defined design procedure for a three-stage CMOS OTA , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[26]  Gaetano Palumbo,et al.  Analytical comparison of frequency compensation techniques in three‐stage amplifiers , 2008, Int. J. Circuit Theory Appl..

[27]  Gaetano Palumbo,et al.  Design methodology and advances in nested-Miller compensation , 2002 .