Improving platform-based system synthesis by satisfiability modulo theories solving
暂无分享,去创建一个
[1] Donald W. Loveland,et al. A machine program for theorem-proving , 2011, CACM.
[2] Bruno Dutertre,et al. A Fast Linear-Arithmetic Solver for DPLL(T) , 2006, CAV.
[3] Andreas Gerstlauer,et al. System-on-Chip Environment: A SpecC-Based Framework for Heterogeneous MPSoC Design , 2008, EURASIP J. Embed. Syst..
[4] Matthias Gries,et al. Methods for evaluating and covering the design space during early design development , 2004, Integr..
[5] Albert Oliveras,et al. DPLL(T) with Exhaustive Theory Propagation and Its Application to Difference Logic , 2005, CAV.
[6] Martin Lukasiewycz,et al. Designing heterogeneous ECU networks via compact architecture encoding and hybrid timing analysis , 2009, 2009 46th ACM/IEEE Design Automation Conference.
[7] Ed F. Deprettere,et al. Daedalus: Toward composable multimedia MP-SoC design , 2008, 2008 45th ACM/IEEE Design Automation Conference.
[8] Lothar Thiele,et al. Mapping Applications to Tiled Multiprocessor Embedded Systems , 2007, Seventh International Conference on Application of Concurrency to System Design (ACSD 2007).
[9] Armin Biere,et al. A survey of recent advances in SAT-based formal verification , 2005, International Journal on Software Tools for Technology Transfer.
[10] Jürgen Teich,et al. System-Level Synthesis Using Evolutionary Algorithms , 1998, Des. Autom. Embed. Syst..
[11] Yunheung Paek,et al. A retargetable parallel-programming framework for MPSoC , 2008, TODE.
[12] Luciano Lavagno,et al. Metropolis: An Integrated Electronic System Design Environment , 2003, Computer.
[13] Adnan Darwiche,et al. A Structure-Based Variable Ordering Heuristic for SAT , 2003, IJCAI.
[14] Sergey Berezin,et al. CVC Lite: A New Implementation of the Cooperating Validity Checker Category B , 2004, CAV.
[15] K. Keutzer,et al. System-level design: orthogonalization of concerns andplatform-based design , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[16] Martin Lukasiewycz,et al. Efficient symbolic multi-objective design space exploration , 2008, 2008 Asia and South Pacific Design Automation Conference.
[17] Sandeep Neema,et al. System-level synthesis of adaptive computing systems , 2001 .
[18] Marcel Verhoef,et al. System architecture evaluation using modular performance analysis: a case study , 2006, International Journal on Software Tools for Technology Transfer.
[19] Sanjit A. Seshia,et al. The UCLID Decision Procedure , 2004, CAV.
[20] Samarjit Chakraborty,et al. Performance Analysis of FlexRay-based ECU Networks , 2007, 2007 44th ACM/IEEE Design Automation Conference.
[21] Peter Marwedel,et al. An Algorithm for Hardware/Software Partitioning Using Mixed Integer Linear Programming , 1997, Des. Autom. Embed. Syst..