High-loop-delay sixth-order bandpass continuoustime Sigma-Delta modulators

This study focuses on the design of high-loop-delay modulators for parallel sigma-delta conversion. Parallel converters, allowing a global low oversampling ratio, consist of several bandpass modulators with adjacent central frequencies. To ensure the global performance, the noise transfer function (NTF) of each modulator must be adjusted regarding its central frequency. In this thematic a new topology of sixth-order modulators based on weighted-feedforward techniques is developed. This topology offers an adequate control of the NTF at each central frequency by simple means. Additive signal paths are moreover proposed to obtain an auto-filtering signal transfer function. An optimisation method is also developed to calculate the optimised coefficients of the modulators at different central frequencies. The main concerns are improving the stability and reducing the sensitivity of the continuous-time circuit to analogue imperfections. This is essential for parallel conversion since, in each channel, the modulator works at a central frequency which differs from the fourth of the sampling frequency. The performance of the optimised modulator is compared with its discrete-time counterpart with good argument.

[1]  G. Fischer,et al.  Alternative topologies for sigma-delta modulators-a comparative study , 1997 .

[2]  R. J. van de Plassche,et al.  A sixth-order continuous-time bandpass sigma-delta modulator for digital radio IF , 1999, IEEE J. Solid State Circuits.

[3]  W. Snelgrove,et al.  Excess loop delay in continuous-time delta-sigma modulators , 1999 .

[4]  Hussein Baher,et al.  Analog & digital signal processing , 1990 .

[5]  O. Oliaei,et al.  Design of continuous-time sigma-delta modulators with arbitrary feedback waveform , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[6]  Terri S. Fiez,et al.  A comparative analysis of parallel delta-sigma ADC architectures , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Rui Yu,et al.  Bandpass Sigma–Delta Modulator Employing SAW Resonator as Loop Filter , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Karthikeyan Reddy,et al.  Fundamental limitations of continuous-time delta-sigma modulators due to clock jitter , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[9]  Ian Galton,et al.  Tree-Structured DEM DACs with Arbitrary Numbers of Levels , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Yann Deval,et al.  Intermediate Frequency Lamb Wave Resonators and Filters for RF Receiver Architectures , 2006, 2006 13th IEEE International Conference on Electronics, Circuits and Systems.

[11]  Kenneth W. Martin,et al.  High-order multibit modulators and pseudo data-weighted-averaging in low-oversampling ΔΣ ADCs for broad-band applications , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..

[12]  G. Temes,et al.  Single-loop ΔΣ modulator with extended dynamic range , 2008 .

[13]  Ali Beydoun,et al.  Extended frequency-band-decomposition sigma–delta A/D converter , 2009 .

[14]  P. Benabes,et al.  A new method to synthesize and optimize band-pass delta-sigma modulators , 2008, 2008 Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference.

[15]  Philippe Benabes,et al.  Design of electronic control circuit of piezo-electric resonators for ΣΔ modulator loop in AMS Bi-CMOS 0.35µm , 2010, Proceedings of the 8th IEEE International NEWCAS Conference 2010.

[16]  Ahmed Ashry,et al.  Simple architecture for subsampling LC-based ΣΔ modulators , 2010 .