Page Table Structures For Fine-Grain Virtual Memory

3 Abstract Guarded page tables are tree-structured like conventional multilevel tables and support mixed page sizes, even down to 16-byte pages. They support huge address spaces, and perform well in time and space for arbitrary sparsity. Also, a mechanism for secure and fast modiication of mappings by user-level software is described. This paper concentrates on page-table mechanisms; impacts on TLB and cache architecture are not discussed here. 4 CONTENTS

[1]  James Leslie Keedy,et al.  A massive memory supercomputer , 1989, [1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track.

[2]  Robert Sims,et al.  Alpha architecture reference manual , 1992 .

[3]  Jerry Huck,et al.  Architectural support for translation table management in large address space machines , 1993, ISCA '93.

[4]  Trevor N. Mudge,et al.  Design tradeoffs for software-managed TLBs , 1994, TOCS.

[5]  Albert Chang,et al.  801 storage: architecture and programming , 1988, TOCS.

[6]  Gerry Kane,et al.  MIPS RISC Architecture , 1987 .

[7]  Marc Shapiro,et al.  Structure and Encapsulation in Distributed Systems: The Proxy Principle , 1986, ICDCS.

[8]  Barry J. Epstein,et al.  The Sparc Architecture Manual/Version 8 , 1992 .