A 1.3μW 0.6V 8.7-ENOB successive approximation ADC in a 0.18μm CMOS

A 100KS/s, 1.3μW, 8.7-ENOB successive approximation ADC is proposed with a time-domain comparator which uses a highly digital differential VCDL architecture. Without any reference voltage, the capacitor DAC performs a rail-to-rail conversion range. The ADC, implemented in a standard 0.18μm CMOS, shows a FoM of 31fJ/conversion-step with a single supply voltage of 0.6V.

[1]  Jan Craninckx,et al.  A 65fJ/Conversion-Step 0-to-50MS/s 0-to-0.7mW 9b Charge-Sharing SAR ADC in 90nm Digital CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  Franco Maloberti,et al.  A 9.4-ENOB 1V 3.8μW 100kS/s SAR ADC with Time-Domain Comparator , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  Hao-Chiao Hong,et al.  A 65-fJ/Conversion-Step 0.9-V 200-kS/s Rail-to-Rail 8-bit Successive Approximation ADC , 2007, IEEE Journal of Solid-State Circuits.

[4]  A.P. Chandrakasan,et al.  An Ultra Low Energy 12-bit Rate-Resolution Scalable SAR ADC for Wireless Sensor Nodes , 2007, IEEE Journal of Solid-State Circuits.