Tests for resistive and capacitive defects in address decoders

Presents a complete analysis, at the electrical level, of address decoder faults caused by resistive opens, and by capacitive-coupling between address lines. Several authors have demonstrated the importance of this class of faults. New test conditions, and new march tests are derived to detect the resulting faults; and industrial results, applied to DRAMS, show the effectiveness of the new tests.

[1]  Manoj Sachdev.  Test and testability techniques for open defects in RAM address decoders , 1996, Proceedings ED&TC European Design and Test Conference.

[2]  Manoj Sachdev.  Open Defects in CMOS RAM Address Decoders , 1997, IEEE Des. Test Comput..

[3]  Niraj K. Jha,et al.  Testing and Reliable Design of CMOS Circuits , 1989 .

[4]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[5]  Said Hamdioui,et al.  An experimental analysis of spot defects in SRAMs: realistic fault models and tests , 2000, Proceedings of the Ninth Asian Test Symposium.

[6]  Ad J. van de Goor,et al.  Impact of memory cell array bridges on the faulty behavior in embedded DRAMs , 2000, Proceedings of the Ninth Asian Test Symposium.

[7]  Benoit Nadeau-Dostie,et al.  Serial interfacing for embedded-memory testing , 1990, IEEE Design & Test of Computers.

[8]  Keiichi Higeta,et al.  Built-in self-test for GHz embedded SRAMs using flexible pattern generator and new repair algorithm , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[9]  Frans P. M. Beenker,et al.  A realistic fault model and test algorithms for static random access memories , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Emil Gizdarski.  Detection of Delay Faults in Memory Address Decoders , 2000, J. Electron. Test..

[11]  Ad J. van de Goor,et al.  An overview of deterministic functional RAM chip testing , 1990, CSUR.