A 15mW 3.6GS/s CT-ΔΣ ADC with 36MHz bandwidth and 83dB DR in 90nm CMOS
暂无分享,去创建一个
[1] José B. Silva,et al. A 2.8 mW ΔΣ ADC with 83 dB DR and 1.92 MHz BW using FIR outer feedback and TIA-based integrator , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.
[2] Kofi A. A. Makinwa,et al. A 4GHz CT ΔΣ ADC with 70dB DR and −74dBFS THD in 125MHz BW , 2011, 2011 IEEE International Solid-State Circuits Conference.
[3] John G. Kauffman,et al. An 8mW 50MS/s CT ΔΣ modulator with 81dB SFDR and digital background DAC linearization , 2011, 2011 IEEE International Solid-State Circuits Conference.
[4] Shanthi Pavan,et al. Power Reduction in Continuous-Time Delta-Sigma Modulators Using the Assisted Opamp Technique , 2010, IEEE Journal of Solid-State Circuits.
[5] Edgar Sánchez-Sinencio,et al. A 20MHz BW 68dB DR CT ΔΣ ADC based on a multi-bit time-domain quantizer and feedback element , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[6] C. Holuigue,et al. A 20-mW 640-MHz CMOS Continuous-Time $\Sigma\Delta$ ADC With 20-MHz Signal Bandwidth, 80-dB Dynamic Range and 12-bit ENOB , 2006, IEEE Journal of Solid-State Circuits.
[7] B. M. Putter,et al. /spl Sigma//spl Delta/ ADC with finite impulse response feedback DAC , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).
[8] Thomas Blon,et al. A 20-mW 640-MHz CMOS continuous-time ΣΔ ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB , 2006 .