Measuring and improving the robustness of automotive smart power microelectronics

Automotive power micro-electronic devices in the past were low pin-count, low complexity devices. Robustness could be assessed by stressing the few operating conditions and by manual analysis of the simple analog circuitry. Nowadays complexity of Automotive Smart Power Devices is driven by the demands for energy efficiency and safety, which adds the need for additional monitoring circuitry, redundancy, power-modes, leading even to complex System-on-chips with embedded uC cores, embedded memory, sensors and other elements. Assessing the application robustness of this type of microelectronic devices goes hand-in-hand with exploring their verification space inside and to certain extends outside of the specification. While there are well established methods for standard functional verification, methods for application oriented robust verification are not yet available. In this paper we present promising directions and first results, to explore and assess device robustness through various pre- and post-Si verification and design exploration strategies, focusing on metamodeling, constrained-random verification and hardware-in-the-loop experiments, for exploration of the operating space.

[1]  D. E. Goldberg,et al.  Genetic Algorithms in Search, Optimization & Machine Learning , 1989 .

[2]  David E. Goldberg,et al.  Genetic Algorithms in Search Optimization and Machine Learning , 1988 .

[3]  Georg Pelz,et al.  Design of experiments for effective pre-silicon verification of automotive electronics , 2009, 2009 Forum on Specification & Design Languages (FDL).

[4]  Margaret J. Robertson,et al.  Design and Analysis of Experiments , 2006, Handbook of statistics.

[5]  R. Srinivasan Importance Sampling: Applications in Communications and Detection , 2010 .

[6]  D. E. Goldberg,et al.  Genetic Algorithms in Search , 1989 .

[7]  Wolfgang Spirkl,et al.  Fully automated semiconductor operating condition testing , 2006, 2006 IEEE International Test Conference.

[8]  Keith Baker,et al.  Shmoo Plotting: The Black Art of IC Testing , 1997, IEEE Des. Test Comput..

[9]  Chang-Ho Lee,et al.  Efficient random vector verification method for an embedded 32-bit RISC core , 2000, Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434).