3D copper TSV integration, testing and reliability

Node-agnostic Cu TSVs integrated with high-K/metal gate and embedded DRAM were used in functional 3D modules. Thermal cycling and stress results show no degradation of TSV or BEOL structures, and device and functional data indicate that there is no significant impact from TSV processing and/or proximity.

[1]  T. Kirihata,et al.  Process-design considerations for three dimensional memory integration , 2006, 2009 Symposium on VLSI Technology.

[2]  J. Knickerbocker,et al.  A CMOS-compatible process for fabricating electrical through-vias in silicon , 2006, 56th Electronic Components and Technology Conference 2006.

[3]  Soha Hassoun,et al.  Through-Silicon Via (TSV)-induced noise characterization and noise mitigation using coaxial TSVs , 2009, 2009 IEEE International Conference on 3D System Integration.

[4]  Mark Jacunski,et al.  A 45nm SOI compiled embedded DRAM with random cycle times down to 1.3ns , 2010, IEEE Custom Integrated Circuits Conference 2010.

[5]  B. Verlinden,et al.  Electrical evaluation of 130-nm MOSFETs with TSV proximity in 3D-SIC structure , 2010, 2010 IEEE International Interconnect Technology Conference.

[6]  T. Kirihata,et al.  A 0.039um2 high performance eDRAM cell based on 32nm High-K/Metal SOI technology , 2010, 2010 International Electron Devices Meeting.

[7]  Erik Nelson,et al.  A 45 nm SOI Embedded DRAM Macro for the POWER™ Processor 32 MByte On-Chip L3 Cache , 2011, IEEE Journal of Solid-State Circuits.

[8]  C. Kothandaraman,et al.  3D stackable 32nm High-K/Metal Gate SOI embedded DRAM prototype , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[9]  (Invited) 3D Integration in Silicon Technology , 2011 .