A Low-Power Multichannel Time-to-Digital Converter Using All-Digital Nested Delay-Locked Loops With 50-ps Resolution and High Throughput for LiDAR Sensors
暂无分享,去创建一个
Keum Cheol Hwang | Kang-Yoon Lee | Youngoo Yang | Reza E. Rad | Arash Hejazi | SeongJin Oh | Muhammad Riaz Ur Rehman | Sung-Jin Kim | Jae Jin Lee | YoungGun Pu | M. R. Rehman | Youngoo Yang | Younggun Pu | K. Hwang | Sungjin Kim | Arash Hejazi | Seongjin Oh | Kangyoon Lee | Jaejin Lee
[1] A. Alvandpour,et al. A Low-Power Digital DLL-Based Clock Generator in Open-Loop Mode , 2009, IEEE Journal of Solid-State Circuits.
[2] Toru Nakura,et al. A fine-resolution pulse-shrinking time-to-digital converter with completion detection utilizing built-in offset pulse , 2016, 2016 IEEE Asian Solid-State Circuits Conference (A-SSCC).
[3] M. Gersbach,et al. A 128 $\times$ 128 Single-Photon Image Sensor With Column-Level 10-Bit Time-to-Digital Converter Array , 2008, IEEE Journal of Solid-State Circuits.
[4] Weifeng Sun,et al. Implementation of a High-Precision and Wide-Range Time-to-Digital Converter With Three-Level Conversion Scheme , 2017, IEEE Transactions on Circuits and Systems II: Express Briefs.
[5] Minjae Lee,et al. A Design of Small Area, 0.95 mW, 612–1152 MHz Open Loop Injection-Locked Frequency Multiplier for IoT Sensor Applications , 2018, Sensors.
[6] Luca Fanori,et al. A dither-less all digital PLL for cellular transmitters , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).
[7] Luca Fanucci,et al. A Multichannel and Compact Time to Digital Converter for Time of Flight Positron Emission Tomography , 2015, IEEE Transactions on Nuclear Science.
[8] R. Michinelli,et al. Design aspects and prototype test of a very precise TDC system implemented for the Multigap RPC of the ALICE-TOF , 2004 .
[9] Deog-Kyoon Jeong,et al. A 2.5–5.6 GHz Subharmonically Injection-Locked All-Digital PLL With Dual-Edge Complementary Switched Injection , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.
[10] Sang-Gug Lee,et al. A High-Sensitivity and Low-Walk Error LADAR Receiver for Military Application , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.
[11] D. Porat,et al. Review of Sub-Nanosecond Time-Interval Measurements , 1973 .
[12] A. Tosi,et al. 10 ps resolution, 160 ns full scale range and less than 1.5% differential non-linearity time-to-digital converter module for high performance timing measurements. , 2012, The Review of scientific instruments.
[13] J. Kostamovaara,et al. An integrated receiver channel for a laser scanner , 2012, 2012 IEEE International Instrumentation and Measurement Technology Conference Proceedings.
[14] Juha Kostamovaara,et al. Synchronization in a Multilevel CMOS Time-to-Digital Converter , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.
[15] Juha Kostamovaara,et al. A Multichannel High-Precision CMOS Time-to-Digital Converter for Laser-Scanner-Based Perception Systems , 2012, IEEE Transactions on Instrumentation and Measurement.
[16] Fa Foster Dai,et al. A 12-bit vernier ring time-to-digital converter in 0.13μm CMOS technology , 2009, 2009 Symposium on VLSI Circuits.
[17] Jorgen Christiansen,et al. A fine time-resolution (≪ 3 ps-rms) time-to-digital converter for highly integrated designs , 2013, 2013 IEEE International Instrumentation and Measurement Technology Conference (I2MTC).
[18] Zhangming Zhu,et al. A Linear Dynamic Range Receiver With Timing Discrimination for Pulsed TOF Imaging LADAR Application , 2018, IEEE Transactions on Instrumentation and Measurement.
[19] Thierry Chateau,et al. Pedestrian Detection and Tracking in an Urban Environment Using a Multilayer Laser Scanner , 2010, IEEE Transactions on Intelligent Transportation Systems.
[20] R. Szplet,et al. An FPGA-Integrated Time-to-Digital Converter Based on Two-Stage Pulse Shrinking , 2010, IEEE Transactions on Instrumentation and Measurement.
[21] Juha Kostamovaara,et al. Enhancing Nutt-Based Time-to-Digital Converter Performance With Internal Systematic Averaging , 2020, IEEE Transactions on Instrumentation and Measurement.
[22] Alberto Tosi,et al. A High-Linearity, 17 ps Precision Time-to-Digital Converter Based on a Single-Stage Vernier Delay Loop Fine Interpolation , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.
[23] SeongHwan Cho,et al. A 0.22 ps rms Integrated Noise 15 MHz Bandwidth Fourth-Order ΔΣ Time-to-Digital Converter Using Time-Domain Error-Feedback Filter , 2015, IEEE Journal of Solid-State Circuits.
[24] K. Karadamoglou,et al. An 11-bit high-resolution and adjustable-range CMOS time-to-digital converter for space science instruments , 2004, IEEE Journal of Solid-State Circuits.
[25] Minjae Lee,et al. A 3.9 mW Bluetooth Low-Energy Transmitter Using All-Digital PLL-Based Direct FSK Modulation in 55 nm CMOS , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.