An Efficient VLSI Architecture for Full-Search Block Matching Algorithms

This paper presents a novel memory-based VLSI architecture for full search block matching algorithms. We propose a semi-systolic array to meet the requirements of high computational complexity, where data communications are handled in two styles: (1) global connections for search data and (2) local connections for partial sum. Data flow is handled by a multiple-port memory bank so that all processor elements function on target data items. Thus hardware efficiency achieved can be up to 100%. Both semi-systolic array structure and related memory management strategies for full-search block matching algorithms are highlighted and discussed in detail in the paper.

[1]  Ming-Ting Sun,et al.  A family of vlsi designs for the motion compensation block-matching algorithm , 1989 .

[2]  Ram Srinivasan,et al.  Motion-Compensated Coder for Videoconferencing , 1987, IEEE Trans. Commun..

[3]  H. T. Kung.  Why systolic architectures? , 1982, Computer.

[4]  Peter Pirsch,et al.  Array architectures for block matching algorithms , 1989 .

[5]  Moonkey Lee,et al.  A fast array architecture for block matching algorithm , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[6]  Chen-Yi Lee,et al.  An efficient memory architecture for motion estimation processor design , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[7]  Ram Srinivasan,et al.  Motion Compensated Coder For Videoconferencing , 1985, Optics & Photonics.

[8]  Chen-Yi Lee,et al.  Semi-systolic array based motion estimation processor design , 1995, 1995 International Conference on Acoustics, Speech, and Signal Processing.

[9]  J. Cosgrove,et al.  Array processors , 1980, IEEE Acoustics, Speech, and Signal Processing Newsletter.

[10]  S. Kung,et al.  VLSI Array processors , 1985, IEEE ASSP Magazine.

[11]  Michael Stegherr,et al.  Parameterizable VLSI architectures for the full-search block-matching algorithm , 1989 .

[12]  Masahiko Yoshimoto,et al.  A half-pel precision motion estimation processor for NTSC-resolution video , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[13]  Chin-Liang Wang,et al.  A high-throughput, flexible VLSI architecture for motion estimation , 1995, 1995 International Conference on Acoustics, Speech, and Signal Processing.

[14]  Chaur-Heh Hsieh,et al.  VLSI architecture for block-matching motion estimation algorithm , 1992, IEEE Trans. Circuits Syst. Video Technol..

[15]  Yu Hen Hu,et al.  A novel modular systolic array architecture for full-search block matching motion estimation , 1995, IEEE Trans. Circuits Syst. Video Technol..

[16]  Y. Ninomiya,et al.  A Motion-Compensated Interframe Coding Scheme for Television Pictures , 1982, IEEE Trans. Commun..

[17]  Rin Chul Kim,et al.  A VLSI architecture for a pel recursive motion estimation algorithm , 1989 .