FPGA based device specific key generation method using Physically Uncloanble Functions and neural networks
暂无分享,去创建一个
[1] Michael Negnevitsky,et al. Artificial Intelligence: A Guide to Intelligent Systems , 2001 .
[2] Patrick Schaumont,et al. A Systematic Method to Evaluate and Compare the Performance of Physical Unclonable Functions , 2011, IACR Cryptol. ePrint Arch..
[3] Srinivas Devadas,et al. Secure and robust error correction for physical unclonable functions , 2010, IEEE Design & Test of Computers.
[4] Daisuke Suzuki,et al. The Glitch PUF: A New Delay-PUF Architecture Exploiting Glitch Shapes , 2010, CHES.
[5] Helena Handschuh,et al. Hardware intrinsic security from D flip-flops , 2010, STC '10.
[6] Jason Helge Anderson,et al. A PUF design for secure FPGA-based embedded systems , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).
[7] G. Edward Suh,et al. Physical Unclonable Functions for Device Authentication and Secret Key Generation , 2007, 2007 44th ACM/IEEE Design Automation Conference.
[8] Kris Gaj,et al. A Configurable Ring-Oscillator-Based PUF for Xilinx FPGAs , 2011, 2011 14th Euromicro Conference on Digital System Design.
[9] Miodrag Potkonjak,et al. Techniques for Design and Implementation of Secure Reconfigurable PUFs , 2009, TRETS.
[10] Claudia Eckert,et al. Improving the quality of ring oscillator PUFs on FPGAs , 2010, WESS '10.