Extensible supply voltage control mechanism for low power array structure design

A novel supply voltage switching control mechanism, called D-logic, for reducing power dissipation of array structures is presented. With this D-logic mechanism, the supply voltage levels are successively activated by external clock signal in the direction of signal propagation, which eliminates power dissipated by the glitches. The mechanism is easily incorporated with minimal circuit change in the existing array structure, and the speed of the array structure can be maintained. We have reduced the energy consumption of the multipliers and CORDICs as much as 50% with the proposed D-logic circuitry.

[1]  Jack E. Volder The CORDIC Trigonometric Computing Technique , 1959, IRE Trans. Electron. Comput..

[2]  Luca Benini,et al.  Glitch power minimization by selective gate freezing , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Jochen A. G. Jess,et al.  Analysis and reduction of glitches in synchronous networks , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[4]  Earl E. Swartzlander,et al.  A unified view of CORDIC processor design , 1996 .

[5]  Luca Benini,et al.  Glitch power minimization by gate freezing , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[6]  Bruce A. Wooley,et al.  A Two's Complement Parallel Array Multiplication Algorithm , 1973, IEEE Transactions on Computers.