Extensible supply voltage control mechanism for low power array structure design
暂无分享,去创建一个
[1] Jack E. Volder. The CORDIC Trigonometric Computing Technique , 1959, IRE Trans. Electron. Comput..
[2] Luca Benini,et al. Glitch power minimization by selective gate freezing , 2000, IEEE Trans. Very Large Scale Integr. Syst..
[3] Jochen A. G. Jess,et al. Analysis and reduction of glitches in synchronous networks , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.
[4] Earl E. Swartzlander,et al. A unified view of CORDIC processor design , 1996 .
[5] Luca Benini,et al. Glitch power minimization by gate freezing , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).
[6] Bruce A. Wooley,et al. A Two's Complement Parallel Array Multiplication Algorithm , 1973, IEEE Transactions on Computers.