CGADL: An Architecture Description Language for Coarse-Grained Reconfigurable Arrays

The high degree of freedom in the design of coarse-grained reconfigurable arrays imposes new challenges on their description and modeling. In this paper, we introduce an architecture description language targeted to describe coarse-grained reconfigurable architecture templates. It comprises innovative key features to allow fast modeling and analysis of such architectures, i.e.: representation of processing element array (ir)regularities, and flexible and concise description of interconnection network. We demonstrate that the proposed language enables a formal validation of the described template, and it eases the analysis and estimation of hardware costs earlier in the design phase. Finally, we show how we automatically generate a SystemC-based simulator of the described architecture. Our results suggest that the semantic and technical innovations of the proposed architecture description language may have a positive impact on the productivity of the design phase.

[1]  Prabhat Mishra,et al.  Architecture description languages for programmable embedded systems , 2005 .

[2]  Jürgen Teich,et al.  An Architecture Description Language for Massively Parallel Processor Architectures , 2006, MBMV.

[3]  Rodolfo Azevedo,et al.  The ArchC Architecture Description Language and Tools , 2005, International Journal of Parallel Programming.

[4]  L. Charest,et al.  Designing with SystemC : Multi-Paradigm Modeling and Simulation Performance Evaluation , 2002 .

[5]  André DeHon,et al.  DPGA Utilization and Application , 1996, Fourth International ACM Symposium on Field-Programmable Gate Arrays.

[6]  Jürgen Teich,et al.  Design space characterization for architecture/compiler co-exploration , 2001, CASES '01.

[7]  Lehrstuhl Informatik Xii.  The MIMOLA Language Version 4.1 , 1994 .

[8]  Hiroyuki Tomiyama,et al.  Automatic software toolkit generation for embedded systems-on-chip , 1999, ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361).

[9]  Wolfgang J. Paul,et al.  Computer architecture - complexity and correctness , 2000 .

[10]  Gerard J. M. Smit,et al.  Lessons learned from designing the MONTIUM - a coarse-grained reconfigurable processing tile , 2004, 2004 International Symposium on System-on-Chip, 2004. Proceedings..

[11]  Henry Hoffmann,et al.  Evaluation of the Raw microprocessor: an exposed-wire-delay architecture for ILP and streams , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..

[12]  S. Devadas,et al.  ISDL: An Instruction Set Description Language For Retargetability , 1997, Proceedings of the 34th Design Automation Conference.

[13]  Reiner W. Hartenstein,et al.  Using the KressArray for reconfigurable computing , 1998, Other Conferences.

[14]  V. Baumgarte,et al.  PACT XPP-A Self-Reconfigurable Data Processing Architecture , 2001 .

[15]  Nikil D. Dutt,et al.  EXPRESSION: a language for architecture exploration through compiler/simulator retargetability , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[16]  Hiroshi Nakamura,et al.  Advanced processor design using hardware description language AIDL , 1997, Proceedings of ASP-DAC '97: Asia and South Pacific Design Automation Conference.

[17]  Julio A. de Oliveira Filho,et al.  CRC – Concepts and Evaluation of Processor-Like Reconfigurable Architectures (CRC – Konzepte und Bewertung prozessorartig rekonfigurierbarer Architekturen) , 2007, it Inf. Technol..

[18]  Takayuki Sugawara,et al.  Dynamically Reconfigurable Processor Implemented with IPFlex's DAPDNA Technology , 2004, IEICE Trans. Inf. Syst..

[19]  Georgi Gaydadjiev,et al.  Architectural Exploration of the ADRES Coarse-Grained Reconfigurable Array , 2007, ARC.

[20]  Markus Weinhardt,et al.  PACT XPP—A Self-Reconfigurable Data Processing Architecture , 2003, The Journal of Supercomputing.

[21]  Ryan W. Apperson,et al.  AsAP: A Fine-Grained Many-Core Platform for DSP Applications , 2007, IEEE Micro.

[22]  Nikil D. Dutt,et al.  Modeling and validation of pipeline specifications , 2004, TECS.

[23]  Rudy Lauwereins,et al.  Design methodology for a tightly coupled VLIW/reconfigurable matrix architecture: a case study , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[24]  Rudy Lauwereins,et al.  ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix , 2003, FPL.

[25]  Rainer Leupers,et al.  Architecture exploration for embedded processors with LISA , 2002 .

[26]  Tommy Kuhn,et al.  A New Design Approach for Processor-Like Reconfigurable Hardware , 2004 .

[27]  André DeHon,et al.  MATRIX: a reconfigurable computing architecture with configurable instruction distribution and deployable resources , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[28]  Julio A. de Oliveira Filho,et al.  Efficient Mapping and Functional Verification of Parallel Algorithms on a MultiüContext Reconfigurable Architecture , 2007 .

[29]  Markus Freericks,et al.  Describing instruction set processors using nML , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[30]  Fadi J. Kurdahi,et al.  Morphosys: case study of a reconfigurable computing system targeting multimedia applications , 2000, Proceedings 37th Design Automation Conference.