Analysis of Crosstalk Effects on Mixed-Signal CMOS ICs with Different Mounting Technologies
暂无分享,去创建一个
This paper presents an approach for analysis of crosstalk effects due to current pulses drawn from voltage supplies in mixed analog-digital CMOS integrated circuits. A test chip has been integrated and mounted in different ways, in order to compare measurements on chips mounted in package and mounted on board. The chip has been extensively simulated, using a realistic model of on-chip and off-chip parasitics, to study what happens on the analog section when digital switching noise is injected. Simulations results indicate that disturbances due to switching currents in digital blocks propagate through interconnection parasitics, and affect analog voltages, degrading circuit performance. Therefore, reduction of interconnection parasitics is essential in mixed-signal high-frequency circuits, such as radio-frequency front-ends. Measurements confirm simulation results
[1] Gabriella Trucco,et al. An approach to computer simulation of bonding and package crosstalk in mixed-signal CMOS ICs , 2004, Proceedings. SBCCI 2004. 17th Symposium on Integrated Circuits and Systems Design (IEEE Cat. No.04TH8784).
[2] G. Torelli,et al. Model and verification of triple-well shielding on substrate noise in mixed-signal CMOS ICs , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).