Applying a submicron mismatch model to practical IC design
暂无分享,去创建一个
[1] J. Benkoski,et al. Statistical Modeling Techniques for thhe Simulation of Mismatch in ICs , 1993, ESSCIRC '93: Nineteenth European Solid-State Circuits Conference.
[2] Carlo Guardiani,et al. Yield optimization of analog ICs using 2-step analytic modeling methods , 1992, ESSCIRC '92: Eighteenth European Solid-State Circuits conference.
[3] Marcel J. M. Pelgrom,et al. Matching properties of MOS transistors , 1988, ESSCIRC '88: Fourteenth European Solid-State Circuits Conference.
[4] D. Marquardt. An Algorithm for Least-Squares Estimation of Nonlinear Parameters , 1963 .
[5] C. Guardiani,et al. Flow-driven graphical user interface for parametric and statistical design optimization , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.
[6] M.J.M. Pelgrom,et al. Matching properties of MOS transistors , 1989 .
[7] K. R. Lakshmikumar,et al. Characterisation and modeling of mismatch in MOS transistors for precision analog design , 1986 .
[8] John G. Proakis,et al. Probability, random variables and stochastic processes , 1985, IEEE Trans. Acoust. Speech Signal Process..
[9] Christopher Michael,et al. A flexible statistical model for CAD of submicrometer analog CMOS integrated circuits , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).
[10] Gabor C. Temes,et al. Random error effects in matched MOS capacitors and current sources , 1984 .
[11] Mohammed Ismail,et al. Statistical modeling of device mismatch for analog MOS integrated circuits , 1992 .