Test Time Reduction in EDT Bandwidth Management for SoC Designs

This paper presents novel methods of reducing test time and enhancing test compression for system-on-chip (SoC) designs armed with embedded deterministic test (EDT)-based compression logic. The ability of the proposed scheme to improve the encoding efficiency and test compression, while reducing test application time, is accomplished by appropriate selecting and laying out automatic test equipment channel injectors of every single core EDT-based decompressor as well as appropriate bandwidth management of the entire test procedure combined with new control data optimization techniques. The efficacy of the proposed scheme is validated through experiments on several industrial SoC designs and is reported herein.

[1]  Krishnendu Chakrabarty,et al.  Test planning for modular testing of hierarchical SOCs , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Xin Zhang,et al.  SOC Test Optimization with Compression-Technique Selection , 2008, 2008 IEEE International Test Conference.

[3]  Erik Jan Marinissen,et al.  Effective and efficient test architecture design for SOCs , 2002, Proceedings. International Test Conference.

[4]  Hideo Fujiwara,et al.  System-on-chip test scheduling with reconfigurable core wrappers , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Julien Pouget,et al.  Defect-aware SOC test scheduling , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..

[6]  Krishnendu Chakrabarty,et al.  A unified approach to reduce SOC test data volume, scan power and testing time , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Nicola Nicolici,et al.  Time-multiplexed test data decompression architecture for core-based SOCs with improved utilization of tester channels , 2005, European Test Symposium (ETS'05).

[8]  Kedarnath J. Balakrishnan,et al.  Test Cost Reduction for SoC Using a Combined Approach to Test Data Compression and Test Scheduling , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[9]  Bashir M. Al-Hashimi,et al.  A compression-driven test access mechanism design approach , 2004, Proceedings. Ninth IEEE European Test Symposium, 2004. ETS 2004..

[10]  Shambhu J. Upadhyaya,et al.  Dynamically partitioned test scheduling with adaptive TAM configuration for power-constrained SoC testing , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Petru Eles,et al.  Test-Architecture Optimization and Test Scheduling for SOCs with Core-Level Expansion of Compressed Test Patterns , 2008, 2008 Design, Automation and Test in Europe.

[12]  Erik G. Larsson,et al.  An Integrated Framework for the Design and Optimization of SOC Test Solutions , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[13]  Janusz Rajski,et al.  Bandwidth-aware test compression logic for SoC designs , 2012, 2012 17th IEEE European Test Symposium (ETS).

[14]  Krishnendu Chakrabarty,et al.  Test pin count reduction for NoC-based Test delivery in multicore SOCs , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[15]  Sandeep Koranne.  Formulation of SOC Test Scheduling as a Network Transportation Problem , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Mark Mohammad Tehranipoor,et al.  Nine-coded compression technique for testing embedded cores in SoCs , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  Nilanjan Mukherjee,et al.  Embedded deterministic test , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Krishnendu Chakrabarty,et al.  Integrated LFSR Reseeding, Test-Access Optimization, and Test Scheduling for Core-Based System-on-Chip , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  Erik Jan Marinissen,et al.  Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[20]  Krishnendu Chakrabarty,et al.  A unified approach for SoC testing using test data compression and TAM optimization , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[21]  Erik Jan Marinissen,et al.  Testing of SoCs with Hierarchical Cores: Common Fallacies, Test Access Optimization, and Test Scheduling , 2009, IEEE Transactions on Computers.

[22]  Krishnendu Chakrabarty,et al.  Test Schedule Optimization for Multicore SoCs: Handling Dynamic Voltage Scaling and Multiple Voltage Islands , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[23]  Yervant Zorian,et al.  Wrapper design for embedded core test , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[24]  Nilanjan Mukherjee,et al.  EDT Bandwidth Management in SoC Designs , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[25]  Erik Jan Marinissen,et al.  Test Access Mechanism Optimization, Test Scheduling, and Tester Data Volume Reduction for System-on-Chip , 2003, IEEE Trans. Computers.

[26]  Krishnendu Chakrabarty,et al.  System-on-a-chip test scheduling with precedence relationships, preemption, and power constraints , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[27]  Krishnendu Chakrabarty,et al.  SOC test planning using virtual test access architectures , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[28]  Qiang Xu,et al.  Multi-frequency test access mechanism design for modular SOC testing , 2004, 13th Asian Test Symposium.

[29]  Irith Pomeranz,et al.  SOC test scheduling using simulated annealing , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[30]  Petru Eles,et al.  Optimized Integration of Test Compression and Sharing for SOC Testing , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[31]  Nilanjan Mukherjee,et al.  Optimal core wrapper width selection and SOC test scheduling based on 3-D bin packing algorithm , 2002, Proceedings. International Test Conference.

[32]  Erik Jan Marinissen,et al.  Efficient test access mechanism optimization for system-on-chip , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[33]  Krishnendu Chakrabarty,et al.  Test scheduling for core-based systems using mixed-integer linearprogramming , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..