Moment computation of lumped and distributed coupled RC trees with application to delay and crosstalk estimation

In today's deep submicrometer technology the coupling capacitances among individual on-chip RC trees have an essential effect on the signal delay and crosstalk, and the interconnects should be modeled as coupled RC trees. In this paper we provide simple exact explicit formulas for the Elmore delay and higher order voltage moments and a linear order recursive algorithm for the voltage moment computation for lumped and distributed coupled RC trees. By using the formulas and algorithms, the moment-matching method can be efficiently implemented to deal with delay and crosstalk estimation, model order reduction, and optimal design of interconnects. As an application of the algorithm, we provide a new efficient and accurate model for crosstalk estimation in coupled RC trees. Simulation results show it works better than existing methods.

[1]  Lawrence T. Pileggi,et al.  The Elmore delay as a bound for RC trees with generalized input signals , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Martin D. F. Wong,et al.  An optimal algorithm for river routing with crosstalk constraints , 1996, Proceedings of International Conference on Computer Aided Design.

[3]  Anirudh Devgan.  Efficient coupled noise estimation for on-chip interconnects , 1997, ICCAD 1997.

[4]  Lawrence T. Pileggi,et al.  Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Jason Cong,et al.  Bounded-skew clock and Steiner routing , 1998, TODE.

[6]  Roland W. Freund,et al.  Circuit noise evaluation by Padé approximation based model-reduction techniques , 1997, ICCAD 1997.

[7]  Roland W. Freund,et al.  Efficient linear circuit analysis by Pade´ approximation via the Lanczos process , 1994, EURO-DAC '94.

[8]  Chong-Min Kyung,et al.  Reducing cross-coupling among interconnect wires in deep-submicron datapath design , 1999, DAC '99.

[9]  Malgorzata Marek-Sadowska,et al.  Crosstalk in VLSI interconnections , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Ernest S. Kuh,et al.  Moment models of general transmission lines with application to interconnect analysis and optimization , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Lawrence T. Pileggi,et al.  S2P: a stable 2-pole RC delay and coupling noise metric [IC interconnects] , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.

[12]  Malgorzata Marek-Sadowska,et al.  Crosstalk reduction for VLSI , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  K. L. Shepard,et al.  Global harmony: coupled noise analysis for full-chip RC interconnect networks , 1997, ICCAD 1997.

[14]  Ernest S. Kuh,et al.  Exact moment matching model of transmission lines and application to interconnect delay estimation , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[15]  Lawrence T. Pileggi,et al.  RICE: rapid interconnect circuit evaluation using AWE , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Takayasu Sakurai,et al.  Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs , 1993 .

[17]  Oh-Kyong Kwon,et al.  A new on-chip interconnect crosstalk model and experimental verification for CMOS VLSI circuit design , 2000 .

[18]  Andrew T. Yang,et al.  Stable and efficient reduction of substrate model networks using congruence transforms , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[19]  Keshab K. Parhi,et al.  Efficient crosstalk estimation , 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040).

[20]  Jason Cong,et al.  Interconnect estimation and planning for deep submicron designs , 1999, DAC '99.

[21]  J. Cong,et al.  Interconnect design for deep submicron ICs , 1997, ICCAD 1997.