Low-power VLSI design for motion estimation using adaptive pixel truncation

Power consumption is very critical for portable video applications such as portable videophone and digital camcorder. Motion estimation (ME) in the video encoder requires a huge amount of computation, and hence consumes the largest portion of power. We propose a novel method of reducing power consumption of the ME by adaptively changing the pixel resolution during the computation of the motion vector. The pixel resolution is changed by masking or truncating the least significant bits of the pixel data, which is governed by the bit-rate control mechanism. Experimental results show that on average more than 4 bits ran be truncated without significantly affecting the picture quality. This results in more than 60% reduction in power consumption.

[1]  P.C.H. Chan,et al.  An efficient VLSI architecture for new three-step search algorithm , 1995, 38th Midwest Symposium on Circuits and Systems. Proceedings.

[2]  P. Pirsch,et al.  Advances in picture coding , 1985, Proceedings of the IEEE.

[3]  Peter Pirsch,et al.  Array architectures for block matching algorithms , 1989 .

[4]  Ming-Ting Sun,et al.  A family of vlsi designs for the motion compensation block-matching algorithm , 1989 .

[5]  Chi-Ying Tsui,et al.  Exploring the power consumption of different motion estimation architectures for video compression , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[6]  Massoud Pedram,et al.  Statistical design of macro-models for RT-level power evaluation , 1997, Proceedings of ASP-DAC '97: Asia and South Pacific Design Automation Conference.

[7]  I. Tamitani,et al.  A 1.5 W single-chip MPEG2 MP@ML encoder with low power motion estimation and clocking , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[8]  A. Habibi.  An Adaptive Strategy for Hybrid Image Coding , 1981, IEEE Trans. Commun..

[9]  T Koga,et al.  MOTION COMPENSATED INTER-FRAME CODING FOR VIDEO CONFERENCING , 1981 .

[10]  Jan M. Rabaey,et al.  Power estimation for high level synthesis , 1993, 1993 European Conference on Design Automation with the European Event in ASIC Design.

[11]  Liang-Gee Chen,et al.  Parallel architectures for 3-step hierarchical search block-matching algorithm , 1994, IEEE Trans. Circuits Syst. Video Technol..

[12]  M. Liou,et al.  Reducing hardware complexity of motion estimation algorithms using truncated pixels , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[13]  Chi K. Tse,et al.  On conditions leading to chaos in DC/DC boost switching regulators operating in discontinuous mode , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[14]  Arun N. Netravali,et al.  Digital Pictures: Representation and Compression , 1988 .

[15]  Karl M. Guttag,et al.  A single-chip multiprocessor for multimedia: the MVP , 1992, IEEE Computer Graphics and Applications.