Modeling and Analysis Techniques of Jitter Enhancement Across High-Speed Interconnect Systems

Although it is well understood that a band-limited passive system can be a source of deterministic jitter, it is less obvious that the deterministic and random jitters generated by the clock or data source can be enhanced significantly by the passive channel. In this paper, modeling and simulation techniques to predict jitter enhancement across interconnect systems are presented. The conventional method of using SPICE to calculate output jitter is computationally expensive. Instead, the effect of channel on input jitter can be represented by jitter impulse response or jitter transfer function in time or frequency domains, respectively. These jitter characteristic functions can then be used to efficiently determine the increase in jitter as signal propagates across an interconnect system. The probability mass function of jitter impulse response can also be constructed to statistically predict the jitter enhancement at lower bit-error rate. Finally, the results form SPICE-based simulation and those obtained using the jitter characteristic functions are compared.

[1]  S. Dabral,et al.  Jitter Amplification Characterization of Passive Clock Channels at 6.4 and 9.6 Gb/s , 2006, 2006 IEEE Electrical Performane of Electronic Packaging.

[2]  R. Mooney,et al.  An accurate and efficient analysis method for multi-Gb/s chip-to-chip signaling schemes , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[3]  Pavan Kumar Hanumolu,et al.  Analysis of PLL clock jitter in high-speed serial links , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[4]  Anthony Sanders,et al.  Channel Compliance Testing Utilizing Novel Statistical Eye Methodology , 2004 .

[5]  A. Hajimiri,et al.  Data-dependent jitter and crosstalk-induced bounded uncorrelated jitter in copper interconnects , 2004, 2004 IEEE MTT-S International Microwave Symposium Digest (IEEE Cat. No.04CH37535).

[6]  Vladimir Stojanovic,et al.  Modeling and analysis of high-speed links , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..