Modeling and Analysis Techniques of Jitter Enhancement Across High-Speed Interconnect Systems
暂无分享,去创建一个
[1] S. Dabral,et al. Jitter Amplification Characterization of Passive Clock Channels at 6.4 and 9.6 Gb/s , 2006, 2006 IEEE Electrical Performane of Electronic Packaging.
[2] R. Mooney,et al. An accurate and efficient analysis method for multi-Gb/s chip-to-chip signaling schemes , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).
[3] Pavan Kumar Hanumolu,et al. Analysis of PLL clock jitter in high-speed serial links , 2003, IEEE Trans. Circuits Syst. II Express Briefs.
[4] Anthony Sanders,et al. Channel Compliance Testing Utilizing Novel Statistical Eye Methodology , 2004 .
[5] A. Hajimiri,et al. Data-dependent jitter and crosstalk-induced bounded uncorrelated jitter in copper interconnects , 2004, 2004 IEEE MTT-S International Microwave Symposium Digest (IEEE Cat. No.04CH37535).
[6] Vladimir Stojanovic,et al. Modeling and analysis of high-speed links , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..