Searching Extended IP-XACT Components for SoC Design Based on Requirements Similarity

To counter today's rising complexity in system-on-chip (SoC) design intellectual property (IP) components are reused. These IP components are models of system parts (e.g., CPU, memory, bus) used in SoC design. In IP libraries many different of such predesigned components are available. However, finding and selecting functionally suitable ones is difficult and laborious. Additionally, certain nonfunctional constraints need to be considered when searching for IP. However, these additional constraints such as power dissipation, performance and verification status are rarely considered in currently available IP representation formats. This paper introduces our innovative approach for searching suitable components in the IP library. Therefore, IP-XACT, a common IP representation format, is extended with relevant information. The IP represented in this way is managed in a library which utilizes our novel selection process taking similarities between system and component requirements into account. The result is a ranking of the best-suited components for reuse in the current system-under-design. To demonstrate our approach a case study is performed on a SoC. With our methodology a ranking of components matching the system's requirements and constraints is generated.

[1]  K.V. Indukuri,et al.  Similarity Analysis of Patent Claims Using Natural Language Processing Techniques , 2007, International Conference on Computational Intelligence and Multimedia Applications (ICCIMA 2007).

[2]  Wolfram Hardt,et al.  An XML format based integration infrastructure for IP based design , 2003, 16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings..

[3]  Luciano Lavagno,et al.  A hardware/software co-design flow and IP library based on simulink , 2001, DAC '01.

[4]  Li Jiao,et al.  Study On a Mixed Verification Strategy for IP-Based SoC Design , 2005, 2005 Conference on High Density Microsystem Design and Packaging and Component Failure Analysis.

[5]  Paul Williams,et al.  Subsystem Exchange in a Concurrent Design Process Environment , 2008, 2008 Design, Automation and Test in Europe.

[6]  Terry Bahill,et al.  Using objected-oriented and UML tools for hardware design: A case study , 2003 .

[7]  Jianwen Zhu,et al.  Specification of non-functional intellectual property components , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[8]  Erwin A. de Kock,et al.  Industrial IP integration flows based on IP-XACT standards , 2008, 2008 Design, Automation and Test in Europe.

[9]  John Wilson,et al.  Industrially Proving the SPIRIT Consortium Specifications for Design Chain Integration , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[10]  Christian S. Collberg,et al.  SPLAT: A System for Self-Plagiarism Detection , 2003, ICWI.

[11]  K. Anusudha,et al.  A Robust Digital Watermarking of Satellite Image at Third Level DWT Decomposition , 2007, International Conference on Computational Intelligence and Multimedia Applications (ICCIMA 2007).

[12]  G.L. Hamza-Lup,et al.  Component selection strategies based on system requirements' dependencies on component attributes , 2008, 2008 2nd Annual IEEE Systems Conference.

[13]  Luca Benini,et al.  Component selection and matching for IP-based design , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[14]  José Ambrosio Toval Álvarez,et al.  COTSRE: A COmponenTs Selection Method Based on Requirements Engineering , 2008, Seventh International Conference on Composition-Based Software Systems (ICCBSS 2008).

[15]  Lei Wang,et al.  A framework for checking behavioral compatibility for component selection , 2006, Australian Software Engineering Conference (ASWEC'06).

[16]  Sandeep K. Shukla,et al.  SoC Design Space Exploration through Automated IP Selection from SystemC IP Library , 2006, 2006 IEEE International SOC Conference.

[17]  C.M. Kirchsteiger,et al.  Automatic Test Generation From Semi-formal Specifications for Functional Verification of System-on-Chip Designs , 2008, 2008 2nd Annual IEEE Systems Conference.