Built-in Self-Test for crosstalk faults in a digital VLSI

Accompanying high-integration and high-speed implementation of VLSI in recent years, new faults which cannot be classified in the category of conventional fault models have become a problem. Among these new faults, we will deal with crosstalk faults in this paper. Because of excitation and propagation of the crosstalk faults in the detection of these faults, two successive test vectors are required and thus their generation is difficult. Moreover, it is necessary in the sequential circuit to consider the problem of timing such as gate delay time and FF setup time in the circuit. For that reason, it has been difficult to realize a high fault coverage in the test vector generation methods proposed so far. To solve these problems, we will newly propose in this paper a Built-In Self-Test (BIST) method which can detect the crosstalk faults. This method can be realized by a relatively small area overhead; moreover, by adopting a circuit configuration during simulation which is different from the one during test, the simulation time is shortened. In this way, testing of large-scale circuits has been made possible. We have performed an evaluation on the fault coverage for several benchmark circuits and shown that this method is effective for crosstalk faults. © 2002 Wiley Periodicals, Inc. Syst Comp Jpn, 33(13): 35–47, 2002; Published online in Wiley InterScience (www. interscience.wiley.com). DOI 10.1002/scj.1171

[1]  Xiaole Xu,et al.  An approach to the analysis and detection of crosstalk faults in digital VLSI circuits , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Kozo Kinoshita,et al.  An algorithmic test generation method for crosstalk faults in synchronous sequential circuits , 1997, Proceedings Sixth Asian Test Symposium (ATS'97).

[3]  Melvin A. Breuer,et al.  Test generation in VLSI circuits for crosstalk noise , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[4]  Antonio Rubio,et al.  An approach to crosstalk effect analysis and avoidance techniques in digital CMOS VLSI circuits , 1988 .

[5]  Kozo Kinoshita,et al.  A fault simulation method for crosstalk faults in synchronous sequential circuits , 1996, Proceedings of Annual Symposium on Fault Tolerant Computing.

[6]  Jacob A. Abraham,et al.  Automatic test pattern generation for crosstalk glitches in digital circuits , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[7]  Kozo Kinoshita,et al.  Test pattern generation for crosstalk faults considering the gate delay , 1995, Systems and Computers in Japan.