An Efficient BIST (Built-in Self-test) for A/D converters

Abstract A histogram-based built-in self-test (BIST) approach for deriving main characteristic parameters of an analog to digital converter (ADC) such as offset, gain and non-linearities is proposed. The BIST uses a ramp signal as an input signal and two counters as a response analyzer to calculate the derived static parameters. Experimental results show that the proposed method makes the hardware overhead and testing time reduced while detecting any static faults in an ADC.

[1]  Ye Yi-zheng,et al.  Optimal Schemes for ADC BIST Based on Histogram , 2005, 14th Asian Test Symposium (ATS'05).

[2]  Florence Azaïs,et al.  Hardware resource minimization for histogram-based ADC BIST , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[3]  Yongsheng Wang,et al.  Optimal Schemes for ADC BIST Based on Histogram , 2005, Asian Test Symposium.