A Two-Step Prediction ADC Architecture for Integrated Low Power Image Sensors

This paper presents a two-step prediction method for the design of low-power column-parallel analog-to-digital converters (ADC) in CMOS image sensors. The proposed prediction method takes advantage of the spatial likelihood of natural scenes, which shows strong correlations between neighboring pixels in the image. Based on this property, the proposed method predicts the MSBs of the selected pixel using quantization results of the neighboring pixels in the previous row, which enables a significant power reduction of the A/D conversions. The simulation results show that up to 20∼30% power saving can be achieved for most natural scenes. A 384 <inline-formula><tex-math notation="LaTeX">$\times$</tex-math></inline-formula> 256-pixel prototype chip was fabricated using a 0.35 <inline-formula><tex-math notation="LaTeX">$\mu\text{m}$</tex-math></inline-formula> CMOS technology with a pixel footprint of <inline-formula><tex-math notation="LaTeX">$15\ \mu\text{m} \times 15\ \mu\text{m}$</tex-math></inline-formula>. The fill factor is 49%. 10-bit successive approximation register (SAR) ADCs are used in the column-parallel ADC array.

[1]  Albert J. P. Theuwissen,et al.  Low-power high-accuracy micro-digital sun sensor by means of a CMOS image sensor , 2013, J. Electronic Imaging.

[2]  Franco Maloberti,et al.  A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[3]  Amine Bermak,et al.  A 64 fJ/step 9-bit SAR ADC Array With Forward Error Correction and Mixed-Signal CDS for CMOS Image Sensors , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Youngcheol Chae,et al.  A Current Regulator for Inverter-Based Massively Column-Parallel $\Delta \Sigma$ ADCs , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  H. Ohtake,et al.  A 33-Megapixel 120-Frames-Per-Second 2.5-Watt CMOS Image Sensor With Column-Parallel Two-Stage Cyclic Analog-to-Digital Converters , 2012, IEEE Transactions on Electron Devices.

[6]  J. Bouvier,et al.  A very low power and low signal 5 bit 50 M samples/s double sampling pipelined ADC for Monolithic Active Pixel Sensors in high energy physics and biomedical imaging applications , 2008, 2008 IEEE Nuclear Science Symposium Conference Record.

[7]  George Jie Yuan,et al.  A 1/2.5 inch VGA 400 fps CMOS Image Sensor With High Sensitivity for Machine Vision , 2014, IEEE Journal of Solid-State Circuits.

[8]  Gunhee Han,et al.  A 10b Column-wise Two-step Single-slope ADC for High-speed CMOS Image Sensor , 2007 .

[9]  Christine Hu-Guo,et al.  A Self-Triggered Column-Level ADC for CMOS Pixel Sensors in High Energy Physics , 2014, IEEE Transactions on Nuclear Science.

[10]  Tatsuya Ichikawa,et al.  A 17.7Mpixel 120fps CMOS image sensor with 34.8Gb/s readout , 2011, 2011 IEEE International Solid-State Circuits Conference.

[11]  Shoushun Chen,et al.  An 8-stage time delay integration CMOS image sensor with on-chip polarization pixels , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[12]  Andreas G. Andreou,et al.  A low-power 8-bit SAR ADC for a QCIF image sensor , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[13]  Abbas El Gamal,et al.  CMOS Image Sensor With Per-Column ΣΔ ADC and Programmable Compressed Sensing , 2013, IEEE Journal of Solid-State Circuits.

[14]  Oh-Kyong Kwon,et al.  A Low-Power CMOS Image Sensor With Area-Efficient 14-bit Two-Step SA ADCs Using Pseudomultiple Sampling Method , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[15]  Yuanfu Zhao,et al.  The analyze and design of low FPN double delta sampling circuit for CMOS image sensor , 2013, 2013 IEEE International Conference of Electron Devices and Solid-state Circuits.

[16]  Amine Bermak,et al.  A Low-Power Pilot-DAC Based Column Parallel 8b SAR ADC With Forward Error Correction for CMOS Image Sensors , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  Zheyao Wang,et al.  Data Compression for Image Sensor Arrays Using a 15-bit Two-Step Sigma–Delta ADC , 2014, IEEE Sensors Journal.

[18]  T. Watabe,et al.  A digitally-calibrated 2-stage cyclic ADC for a 33-Mpixel 120-fps Super High-Vision CMOS image sensor , 2014, IEEE SENSORS 2014 Proceedings.

[19]  Pierre Vandergheynst,et al.  Column-separated compressive sampling scheme for low power CMOS image sensors , 2013, 2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS).

[20]  Seong-Kwan Hong,et al.  A Low-Noise and Area-Efficient PWM- $\Delta \Sigma $ ADC Using a Single-Slope Quantizer for CMOS Image Sensors , 2016, IEEE Transactions on Electron Devices.

[21]  Minho Kwon,et al.  A 240-frames/s 2.1-Mpixel CMOS Image Sensor With Column-Shared Cyclic ADCs , 2011, IEEE Journal of Solid-State Circuits.

[22]  M.F. Snoeij,et al.  A CMOS Imager With Column-Level ADC Using Dynamic Column Fixed-Pattern Noise Reduction , 2006, IEEE Journal of Solid-State Circuits.

[23]  Jinwook Burm,et al.  High Frame-Rate VGA CMOS Image Sensor Using Non-Memory Capacitor Two-Step Single-Slope ADCs , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  Qing Gao,et al.  A Low-Power Block-Based CMOS Image Sensor With Dual VDD , 2012, IEEE Sensors Journal.

[25]  Minkyu Song,et al.  Design of a CMOS image sensor with a 10-bit two-step single-slope A/D converter and a hybrid correlated double sampling , 2014, 2014 10th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME).

[26]  I. Ahmed,et al.  A High Bandwidth Power Scalable Sub-Sampling 10-Bit Pipelined ADC With Embedded Sample and Hold , 2008, IEEE Journal of Solid-State Circuits.

[27]  M.F. Snoeij,et al.  Multiple-Ramp Column-Parallel ADC Architectures for CMOS Image Sensors , 2007, IEEE Journal of Solid-State Circuits.

[28]  Shoushun Chen,et al.  Low-power column-parallel ADC for CMOS image sensor by leveraging spatial likelihood in natural scene , 2014, IEEE SENSORS 2014 Proceedings.

[29]  Oh-Kyong Kwon,et al.  A 1.92-Megapixel CMOS Image Sensor With Column-Parallel Low-Power and Area-Efficient SA-ADCs , 2012, IEEE Transactions on Electron Devices.

[30]  Dongjoo Kim,et al.  A low noise CMOS image sensor with a 14-bit two-step single-slope ADC and a column self-calibration technique , 2014, 2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS).