A 71%-Area-Reduced Six-Input Nonvolatile Lookup-Table Circuit Using a Three-Terminal Magnetic-Tunnel-Junction-Based Single-Ended Structure

A single-ended circuit using three-terminal magnetic tunnel junction (3T-MTJ) devices is proposed for a compact nonvolatile lookup-table (NV-LUT) circuit. The use of 3T-MTJ devices makes a high tunnel magneto-resistance ratio used in the circuit, because read-current path is separated from the write-current path. By utilizing single-ended circuit structure, the NV-LUT circuit becomes quite simple without reference circuit. In fact, the effective area of the proposed 6-input NV-LUT circuit is only 29% the size of the corresponding CMOS-based implementation using two-terminal-MTJ-based nonvolatile static random access memory cells, with a simulation program with integrated circuit emphasis (SPICE) simulation under a 90 nm CMOS technology.

[1]  H. Ohno,et al.  Fabrication of a Nonvolatile Full Adder Based on Logic-in-Memory Architecture Using Magnetic Tunnel Junctions , 2008 .

[2]  Eric Belhaire,et al.  New non‐volatile logic based on spin‐MTJ , 2008 .

[3]  H. Ohno,et al.  Magnetic Tunnel Junctions for Spintronic Memories and Beyond , 2007, IEEE Transactions on Electron Devices.

[4]  Hiroaki Honjo,et al.  Magnetic tunneling junction with Fe/NiFeB free layer for magnetic logic circuits , 2012 .

[5]  Takayuki Kawahara,et al.  Challenges toward gigabit-scale spin-transfer torque random access memory and beyond for normally off, green information technology infrastructure (Invited) , 2011 .

[6]  Takahiro Hanyu,et al.  TMR-Based Logic-in-Memory Circuit for Low-Power VLSI , 2004, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[7]  K Roy,et al.  A Three-Terminal Dual-Pillar STT-MRAM for High-Performance Robust Memory Applications , 2011, IEEE Transactions on Electron Devices.

[8]  E. Pop.  Energy dissipation and transport in nanoscale devices , 2010, 1003.4058.

[9]  E. Joseph,et al.  A three-terminal spin-torque-driven magnetic switch , 2009 .

[10]  Mahmut T. Kandemir,et al.  Leakage Current: Moore's Law Meets Static Power , 2003, Computer.

[11]  S. Kawashima,et al.  Ferroelectric memory based secure dynamically programmable gate array , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[12]  Jonathan Rose,et al.  Measuring the Gap Between FPGAs and ASICs , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  H. Ohno,et al.  Perpendicular-anisotropy CoFeB-MgO magnetic tunnel junctions with a MgO/CoFeB/Ta/CoFeB/MgO recording structure , 2012 .

[14]  Ilya Krivorotov,et al.  Reduction of switching current density in perpendicular magnetic tunnel junctions by tuning the anisotropy of the CoFeB free layer , 2012 .

[15]  H. Ohno,et al.  Six-input lookup table circuit with 62% fewer transistors using nonvolatile logic-in-memory architecture with series/parallel-connected magnetic tunnel junctions , 2012 .

[16]  Hitoshi Kubota,et al.  High Magnetoresistance Ratio and Low Resistance–Area Product in Magnetic Tunnel Junctions with Perpendicularly Magnetized Electrodes , 2010 .

[17]  Naoki Kasai,et al.  Nonvolatile Magnetic Flip-Flop for Standby-Power-Free SoCs , 2009, IEEE J. Solid State Circuits.

[18]  Robert H. Dennard,et al.  Gated-diode amplifiers , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[19]  J. Tschanz,et al.  Design Space Exploration of Typical STT MTJ Stacks in Memory Arrays in the Presence of Variability and Disturbances , 2011, IEEE Transactions on Electron Devices.

[20]  H. Ohno,et al.  Tunnel magnetoresistance of 604% at 300K by suppression of Ta diffusion in CoFeB∕MgO∕CoFeB pseudo-spin-valves annealed at high temperature , 2008 .

[21]  S. Fukami,et al.  Scalability Prospect of Three-Terminal Magnetic Domain-Wall Motion Device , 2012, IEEE Transactions on Magnetics.

[22]  Tetsuo Endoh,et al.  Design of a Compact Nonvolatile Four-Input Logic Element Using a Magnetic Tunnel Junction and Metal-Oxide-Semiconductor Hybrid Structure , 2012 .

[23]  E. Delenia,et al.  A Three-Terminal Approach to Developing Spin-Torque Written Magnetic Random Access Memory Cells , 2009, IEEE Transactions on Nanotechnology.

[24]  Benton H. Calhoun,et al.  5T SRAM With Asymmetric Sizing for Improved Read Stability , 2011, IEEE Journal of Solid-State Circuits.